作成者 |
|
本文言語 |
|
出版者 |
|
|
発行日 |
|
収録物名 |
|
巻 |
|
号 |
|
開始ページ |
|
終了ページ |
|
出版タイプ |
|
アクセス権 |
|
権利関係 |
|
関連DOI |
|
関連DOI |
|
|
|
関連URI |
|
|
|
関連URI |
|
関連HDL |
|
関連情報 |
|
|
|
概要 |
All-perovskite ferroelectric field effect transistors (FET) are proposed, and switching behaviors of the prototype devices having a (Pb,La)(Zr,Ti)O_3 as a gate insulator and a La_〈1.99〉Sr_〈0.01〉CuO_4 ...as a channel layer were demonstrated. Marked improvements in device performances were obtained as compared with the previous ferroelectric FETs. Namely, the present device was written and erased at an operating voltage of 7 V with a pulse width of less than 1 ms, yielding resistance modulation up to about 10% and retaining its memory for more than 10 days at room temperature. Examinations show that the switching speed was limited by a delay constant and can therefore be improved up to 1 µs, and that the memory retention may not be limited by an intrinsic ferroelectric instability as previously suggested.続きを見る
|