| 作成者 |
|
|
|
| 本文言語 |
|
| 出版者 |
|
|
|
| 発行日 |
|
| 収録物名 |
|
| 巻 |
|
| 号 |
|
| 開始ページ |
|
| 終了ページ |
|
| 出版タイプ |
|
| アクセス権 |
|
| JaLC DOI |
|
| 関連DOI |
|
| 関連URI |
|
| 関連情報 |
|
| 概要 |
This paper investigates the effect of Inter-Core Aggregation Scheduler (IAS) with memory program of SysBench. IAS is a kernel-level thread scheduler which executes sibling threads, threads sharing the... memory address space, simultaneously on different processing cores (Cores) of a Chip-Multi Processor. IAS is a promising scheduler to reduce the capacity pressure on the shared L2 cache and enhance the performance. Previously, we showed that IAS enhanced the performance in running a Web application benchmark. To clarify the relationship between the characteristic of thread behavior and the effect of IAS, we estimate its effect on memory benchmark, a multi-threaded memory intensive benchmark, by simulating the thread execution of IAS. We show that the effect of IAS approximately follows our estimation and is predictable especially when we cannot expect the positive effect of IAS. We also show that the effect of IAS is related to the size of the data set of memory program and the size of the shared L2 cache.続きを見る
|
Mendeley出力
