<学術雑誌論文>
Code and Data Placement for Embedded Processors with Scratchpad and Cache Memories

作成者
本文言語
出版者
発行日
収録物名
収録物名
出版タイプ
アクセス権
関連DOI
概要 This paper proposes a code placement problem, its ILP formulation, and a heuristic algorithm for reducing the total energy consumption of embedded processor systems including a CPU core, on-chip and o...ff-chip memories. Our approach exploits a non-cacheable memory region for an effective use of a cache memory and as a result, reduces the number of off-chip accesses. Our algorithm simultaneously finds a code layout for a cacheable region, a scratchpad region, and the other non-cacheable region of the address space so as to minimize the total energy consumption of the processor system. Experiments using a commercial embedded processor and an off-chip SDRAM demonstrate that our algorithm reduces the energy consumption of the processor system by 23% without any performance degradation compared to the best result achieved by the conventional approach.続きを見る

本文情報を非表示

ishitobi08_2 pdf 291 KB 140  

詳細

レコードID
査読有無
関連情報
主題
ISSN
DOI
タイプ
登録日 2009.04.22
更新日 2020.11.27

この資料を見た人はこんな資料も見ています