<会議発表論文>
Instruction Scheduling for Variation-originated Variable Latencies

作成者
本文言語
発行日
収録物名
収録物名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 The advance in semiconductor technologies presents the serious problem of parameter variations. The affect threshold voltage of transistors and thus circuit delay also has variations. Recently, variab...le latency adders and long latency adders are proposed to manage the variation problem. Unfortunately, replacement of variation-affected adder with the long latency ones has severe impact on processor performance. In order to maintain performance, this paper proposes an instruction scheduling technique considering instruction criticality. By issuing and executing only uncritical instructions in the long latency ALU, we can maintain processor performance. From detailed simulations, we find that the proposed scheduling technique improves processor performance by 12.5% on average over the conventional scheduling, and performance degradation from a variation-free processor is only 4.0% on average when 2 of 4 ALU’s are affected by variations.続きを見る

本文情報を非表示

sato07_13 pdf 242 KB 107  

詳細

レコードID
査読有無
関連情報
主題
注記
タイプ
登録日 2009.04.22
更新日 2020.10.13