An efficient Heterogeneous Reconfigurable Functional Unit for an Adaptive Dynamic Extensible Processor - 九大コレクション | 九州大学附属図書館

＜会議発表論文＞
An efficient Heterogeneous Reconfigurable Functional Unit for an Adaptive Dynamic Extensible Processor

作成者	作成者名 Mehdizadeh, Arash 所属機関所属機関名 Computer Engineering Department, Amirkabir University of Technology
	作成者名 Ghavami, Behnam 所属機関所属機関名 Computer Engineering Department, Amirkabir University of Technology
	作成者名 Zamani, Morteza Saheb 所属機関所属機関名 Computer Engineering Department, Amirkabir University of Technology
	作成者名 Pedram, Hossein 所属機関所属機関名 Computer Engineering Department, Amirkabir University of Technology
	作成者名 Mehdipour, Farhad 所属機関所属機関名 Computing and Communication Center, Kyushu University
本文言語	英語
発行日	2007-10-16
収録物名	VLSI-SoC 2007
収録物名	SLRC 論文データベース
出版タイプ	Accepted Manuscript
アクセス権	open access
関連DOI	VLSI-SoC 2007
関連DOI	http://www.c.csce.kyushu-u.ac.jp/SOC/index_j.html
関連URI	VLSI-SoC 2007
関連URI	http://www.c.csce.kyushu-u.ac.jp/SOC/index_j.html
関連情報	VLSI-SoC 2007
関連情報	http://www.c.csce.kyushu-u.ac.jp/SOC/index_j.html
概要	Replacing functional units of an extensible processor with reconfigurable functional units enhances performance and flexibility of processors to execute custom instructions. That is due to the ability... of reconfigurable functional units to perform computations in hardware to increase performance, while retaining much of the flexibility of a software solution. In this paper, we develop a heterogeneous architecture for the reconfigurable functional unit of an extensible processor. To verify the efficiency of our architecture, we applied it to 8 applications of Mibench. Our experiments show that compared to the similar architectures, ours supports a wide range of custom instructions. In addition, use of the new architecture improves execution time of custom instructions by 20% to 30% on average. Moreover, compared with the previous architecture, area is reduced by 15%.続きを見る

本文ファイル

ファイル	ファイルタイプ	サイズ	閲覧回数	説明
farhad07_3	pdf	797 KB	135

詳細

レコードID	8319
査読有無	査読有
主題	Custom Instruction
	Extensible Processor
	Reconfigurable Functional Unit
注記	15th Annual IFIP International Conference on Very Large Scale Integration : VLSI-SoC 2007 : October 15-17, 2007 : Atlanta, U.S.A.
タイプ	会議発表論文
登録日	2009.04.22
更新日	2015.11.06