<会議発表論文>
Simultaneous Multithreading VLIW Processor Architecture

作成者
本文言語
発行日
雑誌名
雑誌名
出版タイプ
アクセス権
概要 This paper introduces the concept of a novel architecture, SMTVLIW: Simultaneous Multithreading VLIW Machine, which incorporates real-time task scheduling at the microarchitecture level of VLIW-like p...rocessors. This architecture permits to simultaneously run an arbitrary number of threads, building very long instruction words on-the-fly, orchestrated by an RTOS for dynamic load balancing and fine-grain power control of the system. The SSMTVLIW (Static SMTVLIW) and DSMTVLIW (Dynamic SMTVLIW) machines are also introduced.続きを見る

本文情報を非表示

Victor3 pdf 45.1 KB 56  

詳細

レコードID
査読有無
関連情報
主題
注記
タイプ
登録日 2009.04.22
更新日 2017.06.07