<学術雑誌論文>
A High-Performance/Low-Power On-Chip Memory-Path Architecture with Variable Cache-Line Size

作成者
本文言語
出版者
発行日
収録物名
収録物名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 This paper proposes an on-chip memory-path architecture employing the dynamically variable line-size (D-VLS) cache for high performance and low energy consumption. The D-VLS cache exploits the high on...-chip memory bandwidth attainable on merged DRAM/logic LSIs by replacing a whole large cache line in one cycle. At the same time, it attempts to avoid frequent evictions by decreasing the cache-line size when programs have poor spatial locality. Activating only on-chip DRAM subarrays corresponding to a replaced cache-line size produces a significant energy reduction. In our simulation, it is observed that our proposed on-chip memory-path architecture, which employs a direct-mapped D-VLS cache, improves the ED (Energy Delay) product by more than 75% over a conventional memory-path model.続きを見る

本文情報を非表示

Inoue6 pdf 586 KB 137  

詳細

レコードID
査読有無
関連情報
主題
ISSN
NCID
タイプ
登録日 2009.04.22
更新日 2020.02.10