<会議発表論文>
Power Analysis Techniques for SoC with Improved Wiring Models

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 This paper proposes two techniques for improving the accuracy of gate-level power analysis for system-on-a-chip (SoC). (1) The creation of custom wire load models for clock nets (2) The use of layout ...information (actual net capacitance and input signal transition time) The analysis time is reduced to less than one three-hundredth of the transistor-level power analysis time. The error is within 5% of that of a real chip, (the same level in transistor-level power analysis) if technique (2) is used. The analytical error between technique (1) and (2) is within 1%.続きを見る

本文情報を非表示

sakamoto02_1 pdf 133 KB 38  

詳細

レコードID
査読有無
関連情報
主題
NCID
タイプ
登録日 2009.04.22
更新日 2017.02.09