<会議発表論文>
A Power Minimization Technique for Arithmetic Circuits by Cell Selection

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
出版タイプ
アクセス権
概要 As a basic cell of arithmetic circuits, a one-bit full adder and a counter are usually used. Minimizing power consumption of these components is a key issue for low-power circuit design. This paper pr...oposes a new design method, in which basic cells are selected from a set of circuits with different structures (symmetrical and asymmetrical) and connections to their terminals are exchanged, according to input-patterns to minimize power consumption. Experimental results for a parallel multiplier demonstrate average 30% power reduction.続きを見る

本文情報を非表示

Muroyama01_2 pdf 95.4 KB 35  

詳細

レコードID
査読有無
関連情報
主題
タイプ
登録日 2009.04.22
更新日 2017.01.24