<会議発表論文>
Instruction Cache Leakage Reduction by Changing Register Operands and Using Asymmetric SRAM Cells

作成者
本文言語
発行日
収録物名
収録物名
出版タイプ
アクセス権
概要 Share of leakage in cache memories is increasing with technology scaling. Studies show that most stored bits in instruction caches are zero, and hence, asymmetric SRAM cells which dissipate less leaka...ge when storing 0, effectively reduce leakage with negligible performance penalty. We show that by carefully choosing register operands of instructions, it is possible to further increase the number of 0 bits, and hence, increase leakage savings in instruction cache. This compiler technique is performed off-line and introduces absolutely no delay penalty since processor registers are all the same. Experimental results of our benchmarks show up to 33% (averaging 30.35%) improvement in leakage.続きを見る

本文情報を非表示

goudarzi08_2 pdf 243 KB 58  

詳細

レコードID
査読有無
関連情報
主題
注記
タイプ
登録日 2009.04.22
更新日 2020.10.12