Simultaneous Multithreading VLIW Processor Architecture - Collections | Kyushu University Library

Back to Results List

＜conference paper＞
Simultaneous Multithreading VLIW Processor Architecture

Creator	Creator Name Ferreira, Victor M. Goulart Affiliation Affiliation Name Department of Computer Science and Communication Engineering, Faculty of Information Science and Electrical Engineering, Kyushu University
Creator	Author PID K000217 Creator Name Yasuura, Hiroto 安浦, 寛人ヤスウラ, ヒロト Affiliation Affiliation Name Department of Computer Science and Communication Engineering, Faculty of Information Science and Electrical Engineering, Kyushu University 九州大学大学院システム情報科学研究院
Language	English
Date	2001-01
Source Title	Seventh International Symposium on High-Performance Computer Architecture
Source Title	SLRC Papers Database
Publication Type	Accepted Manuscript
Access Rights	open access
Related DOI	Seventh International Symposium on High-Performance Computer Architecture
Related DOI	http://www.c.csce.kyushu-u.ac.jp/SOC/index_j.html
Related URI	Seventh International Symposium on High-Performance Computer Architecture
Related URI	http://www.c.csce.kyushu-u.ac.jp/SOC/index_j.html
Relation	Seventh International Symposium on High-Performance Computer Architecture
Relation	http://www.c.csce.kyushu-u.ac.jp/SOC/index_j.html
Abstract	This paper introduces the concept of a novel architecture, SMTVLIW: Simultaneous Multithreading VLIW Machine, which incorporates real-time task scheduling at the microarchitecture level of VLIW-like p...rocessors. This architecture permits to simultaneously run an arbitrary number of threads, building very long instruction words on-the-fly, orchestrated by an RTOS for dynamic load balancing and fine-grain power control of the system. The SSMTVLIW (Static SMTVLIW) and DSMTVLIW (Dynamic SMTVLIW) machines are also introduced.show more

Hide fulltext details.

File	FileType	Size	Views	Description
Victor3	pdf	45.1 KB	220

Details

Record ID	7648
Peer-Reviewed	Unrefereed
Subject Terms	SMT
	VLIW Architectures
	RTOS
	Threadbased Architectures
	Dynamic Compilation
Notes	Seventh International Symposium on High　Performance Computer Architecture (HPCA-7), Work in Progress Session : January 20-24, 2001 : Monterrey, Mexico
Type	会議発表論文
Created Date	2009.04.22
Modified Date	2020.10.12