#### Energy-Efficient Embedded System Design at 90nm and Below : A System-Level Perspective

Ishihara, Tohru System LSI Research Center, Kyushu University

https://hdl.handle.net/2324/8987

出版情報:Lecture Notes in Computer Science. 4759, pp.452-465, 2008-01-19. Springer バージョン: 権利関係:(c) 2008 Springer Energy-Efficient Embedded System Design at 90nm and Below ~ A System-Level Perspective ~

#### **Tohru Ishihara**

System LSI Research Center Kyushu University

# Agenda

- Introduction
- Software-Level Energy Characterization
- Process-Variation Aware Compilation

# What is Embedded System?

- A combination of computer hardware and software
  A specialized computer
  - system which is dedicated to a specific task



- Performance is not necessarily very important
   Can spent much time for compiler optimization
   The number of chins produced is 1/100 of general
- The number of chips produced is 1/100 of general purpose processors

## Mask Costs at 90nm & Below

#### • Mask cost doubles every 2 years

Year of Production	' 05	'06	'07	' 08	' 09	10	'11	'12	'13
MPU/ASIC Metal1 ½ Pitch (nm)	90	78	68	59	52	45	40	36	32
Mask Cost (\$m)	1.5	2.2	3.0	4.5	6.0	9.0	12.0	18.0	24.0

• Suppose the number of chips per a mask set is 100,000

The mask cost per chip is more than \$30



## **Solutions**

#### Field Programmable Devices

- Energy consumption is still high
- 10x or 100x of ASIC chips

#### Software and processors

- The energy consumption is highly depending on the software running on the target processor
- Software programmers do not pay attention to energy reduction

# Agenda

- Introduction
- Software-Level Energy Characterization
- Process-Variation Aware Compilation

## **Motivation**

- Energy consumption of embedded systems depend on the behavior of the software running on the hardware
- Most software programmers pay less attention to the energy issue than hardware designers do
- Software-level energy analysis is needed for reducing energy consumption of embedded systems


#### **Our Goal**

#### Energy analysis framework which can be used in a software design phase

#### Work in cooperation with GDB

<b>X</b> S	ource W	indow						
<u>F</u> ile	e <u>R</u> un <u>V</u>	iew <u>C</u> on	trol <u>P</u> ref	erences			Helt	р
32	🕈 🕅	• *0 🕅	1	ه 🗠 📥 الا	<b>8</b> 😽 🕮	Find:	d d d	al a
			•	icmst		•	ASSEMBLY -	Ī
	0x29044 0x29044 0x29044 0x29044 0x29048 0x29048 0x29048 0x29048 0x29048 0x29047 0x29047 0x29047 0x29047 0x29044 0x29044 0x29048 0x2900	0 <icms 4 <icms 8 <icms 0 <icms 0 <icms 4 <icms 4 <icms 6 <icms 0 <icms 1 &lt;</icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms </icms 	tt+8>: tt+8>: tt+8>: tt+12>: tt+12>: tt+20>: tt+20>: tt+28>: tt+28>: tt+44>: tt+44>: tt+44>: tt+44>: tt+60>: tt+64>: tt+76: tt+76			$\begin{array}{c}  d24 \ r_1 \ 0.72 \ 243 \\  d14 \ r_1 \ 0.72 \ 243 \ 243 \ 243 \ r_1 \ 0.72 \ 243 \ 143 \ $	4 <data55 6 <data5> c <data7> r2.0r2 r4,0r4 or2 oldst&gt; a 0x290470 <icmst+40> ddi r1,40 ddi r1,40 mst+64&gt;    nop ddi r1,40 mst+80&gt;    nop ddi r1,40 mst+96&gt;    nop ddi r1,40 mst+96&gt;    nop ddi r1,40</icmst+40></data7></data5></data55 	X
Prog	gram stoppe	d at 290440	)				0x290440 (	0

#### Bottleneck analysis from a software viewpoint




## **Existing Tools**

#### SimplePower [Irwin@PSU]

- Based on RTL simulation
- Energy is calculated from activities of RTL blocks and predetermined energy values of the blocks


#### Wattch [Brooks@Princeton]


- Based on modified SimpleScalar
- SimpleScalar is not popular among embedded system designers



### **Our Tool**

#### Technology Independent Framework






### **Experimental Setup**

- M32R-II or SH3-DSP and SDRAM (Micron)
  - 5-stage pipeline
  - 8KB 2-way I-Cache and D-Cache
  - > 32KB SRAM
- GNU CC (e.g., m32r-linux-gcc)
- NC-Verilog from Cadence and PowerCompiler from SYNOPSYS for the Gate-Level Energy Estimation
- 0.18um Standard Cell Library
- System Power Calculator for the energy model of SDRAM
- GNU based ISS (e.g, m32r-linux-run)
- CPLEX from ILOG for solving Linear Programming

## **Detailed Characterization Flow**



## **Experimental Results (M32R-II)**

Benchmark	Error (%)		Standard Deviation	
Program	Ave.	Max.	of error Percentage	
JPEG	2.70	10.32	2.76	
JPEG_opt	6.09	16.46	6.17	
MPEG2	1.54	3.97	0.94	
MPEG2_opt	1.78	5.15	0.96	
compress	5.00	6.41	1.19	
compress_opt	4.35	7.18	0.93	
FFT	1.55	6.87	0.92	
FFT_opt	1.45	5.59	0.89	
DCT	1.42	8.58	0.72	
DCT_opt	1.47	8.07	0.69	
Total	2.74	16.46	1.62	


\* \_opt corresponds programs compiled with -O3 option

## **Experimental Results (SH3-DSP)**


Benchmark	Error (%)		Standard Deviation	
Program	Ave.	Max.	of Error Percentage	
JPEG	3.61	11.23	2.37	
JPEG_opt	5.09	15.70	3.73	
MPEG2	3.43	5.93	1.20	
MPEG2_opt	3.33	5.59	1.16	
compress	8.50	10.67	0.84	
compress_opt	1.48	15.23	1.22	
FFT	2.89	5.87	1.07	
FFT_opt	3.25	6.30	1.31	
DCT	0.72	1.91	0.28	
DCT_opt	0.99	2.38	0.40	
Total	3.33	15.70	1.36	

\* \_opt corresponds programs compiled with -O3 option

## JPEG Encoder (M32R-II)



## JPEG Encoder (SH3-DSP)



## Summary

- Proposed an energy characterization framework
- The error of our approach is 3% on an average and 16% at the maximum case.

#### Future work


 Extending the current approach for targeting multi-core processors

# Agenda

- Introduction
- Software-Level Energy Characterization
- Process-Variation Aware Compilation

# Leakage Energy

Static power/ Dynamic Power




Source: J. Gonzalez and K. Skadron, "Power-Aware Design for Highperformance Processors," Tutorial in conjunction with 10<sup>th</sup> International Symposium on High-Performance Computer Architecture, Feb. 2004.


#### Leakage exponentially increases as the transistor size shrinks

Source: N. S. Kim, T. Austin, D. Blaauw, T. Mudge, K. Flautner, J. S. Hu, M. J. Irwin, M. Kandemir, and V. Narayanan, "Leakage Current: Moore's Law Meets Static Power," IEEE Computer, Vol. 36, No. 12, pp.68-75, Dec. 2003.

#### Leakage exponentially increases along with the chip temperature



### **Process** Variation



S. Borkar, Parameter variations and impact on circuits and microarchitecture, DAC  $20_{21}^{003}$ .

## **Motivation**


#### Large Intra-Die Variation

Current3-sigma = 13%Vth3-sigma = 67mV

# Variation is huge in small transistors

$$\sigma_{Vth} = \frac{q}{C_{ox}} \sqrt{\frac{N_a \cdot W_{dm}}{3 \cdot L \cdot W}}$$

L, W: Effective channel length and width q: electron charge  $C_{ox}$ : oxide capacitance  $N_a$ : substrate doping concentration  $W_{dm}$ : maximum depletion width



Eijiro Toyoda, "DFM: Device & Circuit Design Challenges", Int'l Forum on Semiconductor Technology, 2004

#### **Process Variation at 90nm**


$$I_{Subthreshold} \propto \frac{W \cdot V_T^2}{T_{ox} \cdot L} \cdot \exp\left(\frac{-V_{th}}{\alpha \cdot V_T}\right)$$

 $V_{T}$ : Thermal voltage (25mV@room temperature)  $\alpha$ : Sub-threshold factor (1.40~1.65)  $T_{\alpha r}$ : Oxide thickness

Year	min. <i>L</i> [nm]	$^{1}V_{TH}$ [V]	$^{2}V_{TH}$ [V]
2004	37 (90)	0.32	0.12
2005	32 (80)	0.33	0.09
2006	28 (70)	0.34	0.06


1: Low Operating Power Process

2: MPU process




# **Marking Bad Cache-Lines**

- Use an unused combination of existing flag bits to indicate a slow SRAM cell in a specific cache-line.
- Invalidate and skip a cache-line if it is marked.




## **Cache Miss Reduction**

- Using a smaller cache memory does not affect the correct operation of a processor.
- The idea is to mark extremely slow cachelines and to use fast cache-lines only.
- The problem is an increase of cache miss rate due to a reduced cache size.



# Our Approach

• Modify the order of functions in the address space such that ultra-slow cache-lines are not accessed frequently.



#### **Process Variation at 90nm**


$$I_{Subthreshold} \propto \frac{W \cdot V_T^2}{T_{ox} \cdot L} \cdot \exp\left(\frac{-V_{th}}{\alpha \cdot V_T}\right)$$

 $V_{T}$ : Thermal voltage (25mV@room temperature)  $\alpha$ : Sub-threshold factor (1.40~1.65)  $T_{\alpha r}$ : Oxide thickness


Year	min. <i>L</i> [nm]	$^{1}V_{TH}$ [V]	$^{2}V_{TH}$ [V]
2004	37 (90)	0.32	0.12
2005	32 (80)	0.33	0.09
2006	28 (70)	0.34	0.06


1: Low Operating Power Process

2: MPU process



## Masking Leaky Cells







If M2, M3, or M5 is leaky, the SRAM cell is 1-leaky If M1, M4, or M6 is leaky, the SRAM cell is 0-leaky


# Masking Leaky Cache-Lines

• Modify the order of instruction codes considering binary expressions of the codes and locations of 0/1-leaky bits in a cache so that the total leakage current is minimized






# **Compiler Optimization Flow**



# New Paradigm


#### Use different object codes for different chips



#### Future work: Reducing the test cost


# Previous Work (1/2)

Vergos et al. proposed a technique using spare cache




Sohi proposed a technique using error correcting code





# Previous Work (2/2)


- Shiravani et al. proposed PADded cache
  - Customize an address decoder so that faulty blocks will not be accessed.




## **Experimental Setup**

Applied our technique to ARMv4T architecture

- Used three programs, *Compress*, *JPEG*, and *MPEG2*
- Considered three scenarios: best, typical, and worst



### **Experimental Results**



36

# Summary

 Cancel the degradation of cache hit-rate even in presence of 25% slow cache-lines.

- Worst case (5-sigma) delay can be reduced by 40%.
- No major HW modification is required.

#### Future work

 Implement an instruction scheduling algorithm for reducing leakage current

## Conclusion

- Flexibility and customizability become much more important in future technologies.
- Process-variation-aware design at systemlevel is essential for saving energy.
- Hardware and software cooperation is very important.

- L. Donghoon, T. Ishihara, M. Muroyama, H. Yasuura and F. Fallah, "An Energy Characterization Technique for Fast and Accurate Software Power Estimation (in Japanese)", IPSJ Technical Report, March 2006
- T. Ishihara and F. Fallah, "A Non-Uniform Cache Architecture for Low Power System Design", ISLPED 2005, August 2005
- 3. T. Ishihara and F. Fallah, "A Code Placement Technique for Improving the Performance of Processors with Defective Caches", I. Flat. Col, June 2005
- T. Ishihara and F. Fallah, "A Cache-Defect-Aware Code Placement Algorithm for Improving the Performance of Processors", ICCAD 2005, November 2005

## Input Data Dependency

- Compared cache miss rates for 6 different input values.
- The optimized code for Data0 achieves very good results for other input values too.

