

# Low temperature (210 ° C) fabrication of Ge MOS capacitor and controllability of its flatband voltage

Kuwazuru, Hajime

Interdisciplinary Graduate School of Engineering Sciences, Kyushu University

Aso, Taisei

Interdisciplinary Graduate School of Engineering Sciences, Kyushu University

Wang, Dong

Faculty of Engineering Sciences, Kyushu University

Yamamoto, Keisuke

Faculty of Engineering Sciences, Kyushu University


<https://hdl.handle.net/2324/7324199>

---

出版情報 : Materials Science in Semiconductor Processing. 178, pp.108427-, 2024-08-01. Elsevier  
バージョン :

権利関係 : © 2024 The Authors.





# Low temperature (210 °C) fabrication of Ge MOS capacitor and controllability of its flatband voltage

Hajime Kuwazuru<sup>a</sup>, Taisei Aso<sup>a</sup>, Dong Wang<sup>b</sup>, Keisuke Yamamoto<sup>b,\*</sup>

<sup>a</sup> Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, 6-1 Kasuga-koen, Kasuga, Fukuoka, 815-8580, Japan

<sup>b</sup> Faculty of Engineering Sciences, Kyushu University, 6-1 Kasuga-koen, Kasuga, Fukuoka, 815-8580, Japan

## ARTICLE INFO

### Keywords:

Ge  
Gate stack  
Interface dipole  
Low-temperature process

## ABSTRACT

Germanium (Ge) and germanium tin (GeSn) are strong candidate materials for novel electronic device such as spin MOS field-effect transistor (FET) or flexible devices. A high-quality insulating layer on Ge(Sn) should be formed at low temperatures to realize these applications. In this study, we fabricated a Ge MOS capacitor (CAP) and n-MOSFET with a SiO<sub>2</sub>/GeO<sub>2</sub> gate dielectric using an electron cyclotron resonance plasma process and subsequent post-deposition annealing at a low temperature of 210 °C. The MOSCAPs show the typical electrical characteristics without significant degradation compared with the samples fabricated at a higher temperature of 450 °C. The n-MOSFET shows distinct output characteristics with clear saturation behavior and high current drivability. From the flatband voltage comparison among different annealing temperatures, high-temperature annealing induces the interface dipole formation in the gate insulator, significantly shifting flatband voltage to a negative direction. X-ray photoelectron spectroscopy analysis suggests that the origin of the interface dipole is oxygen atom movement at a SiO<sub>2</sub>/GeO<sub>2</sub> interface. This information will be an important guideline for fabricating a high-quality insulator on Ge(Sn) at low temperatures.

## 1. Introduction

Germanium (Ge) has many exciting material characteristics, such as high carrier mobility, long spin diffusion length, and high-quality polycrystalline formation at relatively low temperatures [1–6]. By adding tin (Sn) into Ge, we can modulate its band structure from indirect to direct [7]. Thus, Ge and GeSn are suitable for various applications, such as complementary metal-oxide-semiconductor (CMOS) channels [1,2], spin MOS field-effect transistor (MOSFET) channels [3,8], flexible electronics devices [9–11], and near/mid-infrared optical devices [7, 12]. A high-quality insulating film on Ge as a gate insulator or passivation layer is required to successfully apply Ge to these devices. Concerning spin MOSFET application, as a ferromagnetic source/drain (S/D) electrode, we focus on Heusler alloy (ex. CoFeAlSi (CFAS) and Co<sub>2</sub>MnSi (CMS)) due to its excellent spin injection/detection efficiency [3,8]. However, when these Heusler alloy/Ge contact is annealed at above 250 °C, this interface and spin injection/detection characteristics deteriorate significantly due to interdiffusion of the constituent elements [13]. Similarly, glass or plastic substrates that will be used in the flexible electronics field have weak heat-resisting properties [10,14]. On the other hand, previously reported fabrication processes of the

insulating layer on Ge require a relatively high process temperature of 400–550 °C, particularly gate stack fabrication steps [1,2,15]. Therefore, these methods are hard to apply for Heusler alloy/Ge-based spin MOSFET or flexible electronic devices, and process temperature reduction is strongly required.

We have demonstrated Ge n-MOSFET operation with ferromagnetic Heusler alloy S/D [8]. In this previous paper, we used SiO<sub>2</sub>/GeO<sub>2</sub> structure as a gate insulator. However, the fabrication temperature of its gate stack using the electron cyclotron resonance (ECR) plasma process and subsequent post-deposition annealing was 250 °C. As mentioned above, the temperature is still high for spin MOSFET or flexible electronics applications. Furthermore, GeSn requires a lower process temperature to prevent Sn precipitation at high temperature. Of course, we should avoid degradation of dielectric properties such as interface state density or leakage current characteristics in low-temperature process.

Based on these backgrounds, we studied a high-quality insulating layer fabrication on Ge at low process temperature. We used the MOS capacitor (CAP) as a sample structure for evaluation. The Ge MOS capacitor fabricated at 210 °C showed typical properties without degradation of electrical properties compared with the samples at a higher process temperature. In addition, a n-channel Ge MOSFET with

\* Corresponding author.


E-mail address: [yamamoto.keisuke.380@m.kyushu-u.ac.jp](mailto:yamamoto.keisuke.380@m.kyushu-u.ac.jp) (K. Yamamoto).

<https://doi.org/10.1016/j.mssp.2024.108427>


Received 1 March 2024; Received in revised form 3 April 2024; Accepted 11 April 2024

Available online 18 April 2024

1369-8001/© 2024 The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY license (<http://creativecommons.org/licenses/by/4.0/>).



**Fig. 1.** (a) Fabrication procedure of Ge MOSCAPs in this study. (b) The cross-sectional illustration of the MOSCAP sample with SiO<sub>2</sub> thickness gradient.



**Fig. 2.** Leakage current characteristics of Ge (a) p-MOS capacitors and (b) n-MOS capacitors with PDA temperature range of 210–450 °C.




Fig. 3. High-frequency (1 MHz) roundtrip  $C$ - $V$  characteristics of Ge (a) p-MOS capacitors and (b) n-MOS capacitors with a PDA temperature range of 210–450 °C.




Fig. 4. Output characteristics of a Ge n-MOSFET with the  $\text{SiO}_2/\text{GeO}_2$  gate insulator fabricated at 210 °C.

the same gate stack operated successfully. Comparing the electrical characteristics of Ge MOS capacitors fabricated at different temperatures, we found the negative shift of flatband voltage ( $V_{\text{FB}}$ ) for the sample with high fabrication temperature. Through the electrical and structural analysis, oxygen-related interface dipole may have an important role in this phenomenon. This information will be helpful in surface potential control for Ge and GeSn advanced electronic devices.

## 2. Experimental

In this study, we used (111) oriented p- and n-Ge substrates because they are epitaxial growth orientations for ferromagnetic Heusler alloys [8]. And we used  $\text{SiO}_2/\text{GeO}_2$  structure as a gate insulator similar to the previous study [8]. One of the reasons for using  $\text{SiO}_2/\text{GeO}_2$  structure is  $\text{GeO}_2/\text{Ge}$  interface shows excellent electrical characteristics [16,17]. However, it needs to be passivated by other stable dielectrics due to its high water solubility and poor chemical instability [18,19]. Based on these reasons, we used sputter-deposited  $\text{SiO}_2$  as a capping layer for

plasma-oxidized  $\text{GeO}_2$  because it can be formed at low temperatures, and both layers can be formed sequentially in the same vacuum chamber without breaking the vacuum by ECR plasma process [20]. The surface of the Ge substrate was ultrasonically cleaned with acetone and de-ionized water. Subsequently, the native oxide of the surface was removed by cyclic cleaning with diluted HF and de-ionized water. After substrate chemical cleaning, the sample was loaded into the vacuum chamber of the ECR system immediately. ECR plasma oxidation was performed at 130 °C on the Ge surface for a gate stack's interlayer formation [20]. Through the plasma oxidation,  $\sim 3$  nm-thick  $\text{GeO}_2$  grows on the Ge surface. Then,  $\text{SiO}_2$  (20 nm) was deposited by an ECR plasma sputtering at the same temperature without breaking the vacuum. Post-deposition annealing (PDA) was performed at 210, 230, 250, 350, or 450 °C for 30 min in  $\text{N}_2$  ambient. Al was deposited using thermal evaporation and patterned as a gate electrode. Fig. 1(a) shows MOSCAP sample preparation procedure. We measured the leakage current and high-frequency roundtrip capacitance-voltage ( $C$ - $V$ ) property as electrical characterizations. We calculated the capacitance equivalent thickness ( $CET$ ),  $V_{\text{FB}}$ , and hysteresis ( $HT$ ) from  $C$ - $V$  characteristics.

To clarify the dominant component of  $V_{\text{FB}}$ ,  $V_{\text{FB}}$  thickness dependence was studied. After the formation of a 20 nm- $\text{SiO}_2/\text{GeO}_2$  stacked structure and PDA at 210 or 450 °C with the method mentioned above, a  $\text{SiO}_2$  thickness gradient (5–20 nm) was made by time-dependent wet etching by ultra dilute HF solution. Then, Al gate electrode was formed by thermal evaporation. The cross-sectional sample illustration is shown in Fig. 1(b).

The n-MOSFET was fabricated on (111) p-Ge using the gate-last process [21]. After forming a heavy-doped S/D region by thermal diffusion of phosphorous from a solid-state diffusion source (spin-on dopant) [22], the  $\text{Al}/\text{SiO}_2/\text{GeO}_2$  gate stack was formed using the abovementioned method with PDA temperature of 210 °C. Al contact metal for S/D was formed and annealed at 200 °C. The channel length ( $L$ ) and width ( $W$ ) are 40 and 390  $\mu\text{m}$ , respectively.

## 3. Results

Fig. 2 shows the leakage current characteristics (leakage current density  $J$  vs effective electric field  $E_{\text{eff}} (\equiv \text{gate voltage } (V_G)/CET)$ ) of the samples (a) p-MOS and (b) n-MOS. All samples show almost the same  $J$ - $E_{\text{eff}}$  curves without significant temperature dependence. Specifically, the effective breakdown fields ( $E_{\text{B,eff}}$ ) of the p-MOS and n-MOS samples with PDA temperature of 210 °C were 12.0 MV/cm and 12.5 MV/cm, respectively. These values are comparable with thermally oxidized  $\text{SiO}_2$  on Si [23]. Moreover, the leakage currents were well suppressed at applied fields lower than  $E_{\text{B,eff}}$ . Fig. 3(a) and (b) show the high-frequency (1 MHz) roundtrip  $C$ - $V$  characteristics of p-MOS and




Fig. 5.  $V_{FB}$  dependence of PDA temperature. (a) p-MOS and (b) n-MOS capacitors.




Fig. 6.  $V_{FB}$  - CET plots for  $Q_{fix}$  and  $\delta_{dipole}$  estimation. (a) p-MOS and (b) n-MOS. A cross-sectional illustration of the sample is shown in Fig. 1(b).

Table 1

$Q_{fix}$  and  $\delta_{dipole}$  obtained from  $V_{FB}$ -CET plots.

| PDA    | $Q_{fix}$ [ $cm^{-2}$ ] |                       | $\delta_{dipole}$ [eV] |      |
|--------|-------------------------|-----------------------|------------------------|------|
|        | p                       | n                     | p                      | n    |
| 210 °C | $-3.4 \times 10^{11}$   | $-1.1 \times 10^{12}$ | 0.94                   | 0.98 |
| 450 °C | $-2.8 \times 10^{11}$   | $-4.3 \times 10^{11}$ | 1.81                   | 1.70 |

n-MOS capacitors with different PDA temperatures, respectively. Even at a low PDA temperature of 210 °C, both p- and n-MOS capacitors show typical high-frequency  $C$ - $V$  curves. Fig. 4 shows the output characteristics of the Ge n-MOSFET with the  $SiO_2/GeO_2$  gate insulator fabricated at 210 °C. We can find a well-behaved FET operation curve. The peak value of the field-effect mobility was 154  $cm^2/Vs$ . Figs. 2-4 suggest that the  $SiO_2/GeO_2$  gate stack fabricated using the ECR method can work as a MOS gate on Ge even by low-temperature fabrication.

From Fig. 3(a) and (b), we can find that  $C$ - $V$  curves shift to a positive direction with decreasing PDA temperature. At high PDA temperatures such as 450 °C,  $V_{FB}$  is negatively high, which is unfavorable in terms of low voltage operation of MOS devices. Therefore, low-temperature PDA can potentially tune  $V_{FB}$  for operation voltage control. The  $V_{FB}$  and PDA temperature relationship was visualized in Fig. 5(a) for p-MOSCAP and 5(b) for n-MOSCAP. Similar process temperature dependence of  $V_{FB}$  has been reported for thermally oxidized  $GeO_2/Ge$  structures (400-500 °C) [24] and  $HfO_2/GeO_2/Ge$  structures (350-400 °C) [25].

To clarify the main component of  $V_{FB}$ , we extract fixed charges and interfacial dipoles of  $SiO_2/GeO_2/Ge$  gate stacks based on the  $C$ - $V$  characteristics of the sample with  $SiO_2$  thickness gradients. In general, the  $V_{FB}$  of a MOS is determined by the work function difference between the gate electrode metal and the semiconductor and the fixed charge distributed in the dielectric film. Fixed charges in the dielectric film can be divided into three types: interface-localized fixed charges, uniformly distributed fixed charges in the film, and dipoles at the interface between different dielectrics. Of these, the interface-localized fixed charge changes  $V_{FB}$  linearly with  $CET$ , while the uniformly distributed fixed charge in the film changes  $V_{FB}$  with the square of  $CET$ . The change in  $V_{FB}$  due to the dipole is independent of  $CET$ . From this, the presence of each charge can be inferred from the shape of the  $V_{FB}$ - $CET$  plots.  $V_{FB}$ - $CET$  plots for these samples are summarized in Fig. 6. All plots show a good linear relationship, which means the effect of uniformly distributed fixed charges in  $SiO_2$  and  $GeO_2$  can be negligible. In this case, the  $V_{FB}$  can be expressed as follows:

$$V_{FB} = (\Phi_M - \Phi_{Ge}) - \frac{Q_{fix}}{\epsilon_{SiO_2}\epsilon_0} CET + \delta_{dipole} \quad (1)$$

where  $\Phi_M$  (4.28 eV) and  $\Phi_{Ge}$  (4.51 eV for p-Ge and 4.17 eV for n-Ge) are work functions of Al gate electrode and Ge, respectively [26].  $\Phi_{Ge}$ s were obtained from the acceptor or donor concentration of the Ge substrates.  $\delta_{dipole}$  is the total dipole in the gate stack.  $Q_{fix}$  are areal densities of interfacial fixed charges near the dielectric/Ge interface. We can obtain




Fig. 7. Ge 3d XPS spectra for SiO<sub>2</sub>/GeO<sub>2</sub>/Ge stacks with (a) 210 °C and (b) 450 °C PDA.

$Q_{\text{fix}}$  and  $\delta_{\text{dipole}}$  from the slope and y-axis interception of the fitting line of Fig. 6, respectively. The calculated  $Q_{\text{fix}}$  and  $\delta_{\text{dipole}}$  are summarized in Table 1. In the p-MOS case,  $Q_{\text{fix}}$  shows almost the same value in different PDA temperatures (imperceptibly high in the 210 °C-PDA sample). On the other hand, the  $\delta_{\text{dipole}}$  drastically increased at high PDA temperatures. Although the n-MOS shows a slight  $Q_{\text{fix}}$  change, the dominant  $V_{\text{FB}}$  change component is  $\delta_{\text{dipole}}$ , the same as the p-MOS case.

#### 4. Discussion

To clarify the origin of  $\delta_{\text{dipole}}$  modulation by different PDA temperatures, X-ray photoelectron spectroscopy (XPS) measurement was carried out. Fig. 7 shows the Ge 3d XPS spectra of 1.5-nm SiO<sub>2</sub>/3 nm-GeO<sub>2</sub>/Ge structures with (a) 210 °C and (b) 450 °C PDA at a photoelectron take-off angle of 90°. The spectra were calibrated with a Ge 3d core level (29.3 eV). Compared with 210 °C-PDA sample, the Ge oxide peak located 32–33 eV of 450 °C-PDA sample shifts to a low energy direction. For further discussion, the spectrums for both samples were deconvoluted into a bulk-related component and four oxide-related components corresponding to specific Ge oxidation states of Ge<sup>1+</sup>, Ge<sup>2+</sup>, Ge<sup>3+</sup>, and Ge<sup>4+</sup>. The dominant component of the 210 °C-PDA sample is Ge<sup>4+</sup>, corresponding GeO<sub>2</sub>. On the other hand, sub-oxide (Ge<sup>3+</sup> and Ge<sup>1+</sup>) components increase for the 450 °C-PDA sample. Such temperature-dependent tendency was reported in Refs. [27,28]. The origin is considered the volatilization of O from GeO<sub>2</sub>.

Kita et al. suggested that the origin of interface dipole in gate stack is an areal density difference of oxygen atoms at the interface of different

insulating layers [29]. We try to explain the  $\delta_{\text{dipole}}$  modulation in our experiment using this model. As shown in Fig. 7, high-temperature PDA reduces GeO<sub>2</sub> and brings on Ge sub-oxide formation. It is considered volatilization of GeO<sub>2</sub>. This high-temperature PDA generates positively charged oxygen vacancy (O<sup>+</sup>) in GeO<sub>2</sub>. And excess oxygen atoms diffuse to the SiO<sub>2</sub> side and stay as negatively charged interstitial (O<sup>-</sup>). As a result, the  $V_{\text{FB}}$  negatively shifts by  $\delta_{\text{dipole}}$  formation at SiO<sub>2</sub>/GeO<sub>2</sub> for MOS capacitors with PDA at 450 °C. It is illustrated in Fig. 8. It is attractive from the viewpoint of the  $V_{\text{FB}}$  control of Ge-MOS devices. In other words, low-temperature PDA for SiO<sub>2</sub>/GeO<sub>2</sub> stacked gate dielectric suppresses the interface dipole formation efficiently, and this method can help control the surface potential of the Ge and threshold voltage of Ge-based MOS devices. In actual Ge and GeSn device applications, introducing a high- $k$  gate insulator instead of SiO<sub>2</sub> will be necessary, similar to Si or other semiconductor materials [29–32]. We consider that the behavior of SiO<sub>2</sub>/GeO<sub>2</sub> interface obtained in this study could be applied to discuss the high- $k$ /GeO<sub>2</sub> interface.

#### 5. Conclusion

For novel Ge-based electronic devices requiring low-temperature formation, we fabricated and characterized Ge MOSCAPs with a process temperature of 210 °C. From the leakage current and C–V characteristics, the MOSCAP fabricated at 210 °C does not degrade its electrical characteristics significantly compared with the samples with a higher fabrication temperature. The n-MOSFET fabricated at a low temperature of 210 °C also successfully operated with clear saturation behavior and high current drivability. We found that the  $V_{\text{FB}}$  drastically shifted by changing the PDA temperature. From the detailed  $V_{\text{FB}}$  analysis using the SiO<sub>2</sub> thickness gradient sample, it is clarified that the dominant component was the interface dipole at the gate stack. According to the XPS analysis, the origin of the interface dipole is considered the oxygen atom movement at the SiO<sub>2</sub>/GeO<sub>2</sub> interface during high-temperature PDA. In other words, low-temperature PDA effectively suppresses the interface dipole formation, which will help control the surface potential of the Ge underlying insulator.

#### CRediT authorship contribution statement

**Hajime Kuwazuru:** Writing – original draft, Methodology, Investigation, Formal analysis, Data curation. **Taisei Aso:** Investigation, Formal analysis, Data curation. **Dong Wang:** Supervision, Project administration. **Keisuke Yamamoto:** Writing – review & editing, Writing – original draft, Supervision, Project administration, Conceptualization.

#### Declaration of competing interest

The authors declare the following financial interests/personal relationships which may be considered as potential competing interests.

Keisuke Yamamoto reports financial supports were provided by Japan Society for the Promotion of Science, New Energy and Industrial Technology Development Organization, Tohoku University Research Institute of Electrical Communication. The other authors declare that




Fig. 8. Schematic illustration of dipole formation at SiO<sub>2</sub>/GeO<sub>2</sub> interface during 450 °C PDA.

they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

## Data availability

Data will be made available on request.

## Acknowledgments

This work was partially supported by JSPS KAKENHI (No. 19H05616), NEDO Feasibility Study Program/unreached challenge 2050 (No. P14004), and RIEC Nation-wide Cooperative Research Projects in Tohoku Univ. (No. R03/A02). XPS measurements were carried out in the Center of Advanced Instrumental Analysis of Kyushu University.

## References

- [1] A. Toriumi, T. Nishimura, Germanium CMOS potential from material and process perspectives: Be more positive about germanium, *Jpn. J. Appl. Phys.* 57 (2018) 010101, <https://doi.org/10.7567/JJAP.57.010101>.
- [2] S. Takagi, R. Zhang, J. Suh, S.-H. Kim, M. Yokoyama, K. Nishi, M. Takenaka, III-V/Ge channel MOS device technologies in nano CMOS era, *Jpn. J. Appl. Phys.* 54 (2015) 06FA01, <https://doi.org/10.7567/JJAP.54.06FA01>.
- [3] K. Hamaya, Y. Fujita, M. Yamada, M. Kawano, S. Yamada, K. Sawano, Spin transport and relaxation in germanium, *J. Phys. D Appl. Phys.* 51 (2018) 393001, <https://doi.org/10.1088/1361-6463/aad542>.
- [4] K. Toko, R. Yoshimine, K. Moto, T. Suemasu, High-hole mobility polycrystalline Ge on an insulator formed by controlling precursor atomic density for solid-phase crystallization, *Sci. Rep.* 7 (2017) 16981, <https://doi.org/10.1038/s41598-017-17273-6>.
- [5] J.-H. Park, M. Miyao, T. Sadoh, (111)-oriented large-grain ( $\geq 50 \mu\text{m}$ ) Ge crystals directly formed on flexible plastic substrate by gold-induced layer-exchange crystallization, *Jpn. J. Appl. Phys.* 53 (2014) 020302, <https://doi.org/10.7567/JJAP.53.020302>.
- [6] A. Morimoto, T. Hirai, A. Takazaiku, Y. Eto, H. Kuwazuru, K. Takakura, I. Tsunoda, Enhancement of Mg-induced lateral crystallization of amorphous germanium on an insulating substrate by two-step annealing, *Jpn. J. Appl. Phys.* 63 (2024) 02SP50, <https://doi.org/10.35848/1347-4065/ad17ef>.
- [7] S. Zhang, M. Fukuda, J. Jeon, M. Sakashita, O. Nakatsuka, Photoluminescence properties of heavily Sb doped  $\text{Ge}_{1-x}\text{Sn}_x$  and heterostructure design favorable for  $n^+-\text{Ge}_{1-x}\text{Sn}_x$  active layer, *Jpn. J. Appl. Phys.* 61 (2022) SA1004, <https://doi.org/10.35848/1347-4065/ac25da>.
- [8] K. Yamamoto, T. Matsuo, M. Yamada, Y. Wagatsuma, K. Sawano, K. Hamaya, Electrical properties of a low-temperature fabricated Ge-based top-gate MOSFET structure with epitaxial ferromagnetic Heusler-alloy Schottky-tunnel source and drain, *Mater. Sci. Semicond. Process.* 167 (2023) 107763, <https://doi.org/10.1016/j.mssp.2023.107763>.
- [9] K. Moto, K. Yamamoto, T. Imajo, T. Suemasu, H. Nakashima, K. Toko, Polycrystalline thin-film transistors fabricated on high-mobility solid-phase-crystallized Ge on glass, *Appl. Phys. Lett.* 114 (2019) 212107, <https://doi.org/10.1063/1.5093952>.
- [10] L. Huang, K. Moto, K. Igura, T. Ishiyama, K. Toko, D. Wang, K. Yamamoto, Low-temperature process design for inversion mode n-channel thin-film-transistor on polycrystalline Ge formed by solid-phase crystallization, *Jpn. J. Appl. Phys.* 63 (2024) 02SP42, <https://doi.org/10.35848/1347-4065/ad13a1>.
- [11] T. Nagano, R. Hara, K. Moto, K. Yamamoto, T. Sadoh, Improved carrier mobility of Sn-doped Ge thin films ( $\leq 20 \text{ nm}$ ) on insulator by interface-modulated solid-phase crystallization combined with surface passivation, *Mater. Sci. Semicond. Process.* 165 (2023) 107692, <https://doi.org/10.1016/j.mssp.2023.107692>.
- [12] G.Z. Mashanovich, M. Nedeljkovic, J.S. -Penades, Z. Qu, W. Cao, A. Osman, Y. Wu, C.J. Stirling, Y. Qi, Y.X. Cheng, L. Reid, C.G. Littlejohns, J. Kang, Z. Zhao, M. Takenaka, T. Li, Z. Zhou, F.Y. Gardes, D.J. Thomson, G.T. Reed, Group IV mid-infrared photonics [Invited], *Opt. Mater. Express* 8 (2018) 2276, <https://doi.org/10.1364/OME.8.002276>.
- [13] B. Achinuq, Y. Fujita, M. Yamada, S. Yamada, A.M. Sanchez, P.J. Hasnip, A. Ghasemi, D. Kepaptsoglou, G. Bell, K. Sawano, K. Hamaya, V.K. Lazarov, Correlation between spin transport signal and Heusler/semiconductor interface quality in lateral spin-valve devices, *Phys. Rev. B* 98 (2018) 115304, <https://doi.org/10.1103/PhysRevB.98.115304>.
- [14] T. Imajo, T. Ishiyama, N. Saitoh, N. Yoshizawa, T. Suemasu, K. Toko, Record-high hole mobility germanium on flexible plastic with controlled interfacial reaction, *ACS Appl. Electron. Mater.* 4 (2022) 269, <https://doi.org/10.1021/acsaem.1c00997>.
- [15] K. Yamamoto, T. Yamanaka, K. Harada, T. Sada, K. Sakamoto, S. Kojima, H. Yang, D. Wang, H. Nakashima, Schottky source/drain Ge metal-oxide-semiconductor field-effect transistors with directly contacted TiN/Ge and HfGe/Ge structures, *Appl. Phys. Express* 5 (2012) 051301, <https://doi.org/10.1143/APEX.5.051301>.
- [16] H. Matsubara, T. Sasada, M. Takenaka, S. Takagi, Evidence of low interface trap density in  $\text{GeO}_2/\text{Ge}$  metal-oxide-semiconductor structures fabricated by thermal oxidation, *Appl. Phys. Lett.* 93 (2008) 032104, <https://doi.org/10.1063/1.2959731>.
- [17] C.H. Lee, T. Tabata, T. Nishimura, K. Nagashio, K. Kita, A. Toriumi, Ge/GeO<sub>2</sub> interface control with high-pressure oxidation for improving electrical characteristics, *Appl. Phys. Express* 2 (2009) 071404, <https://doi.org/10.1143/APEX.2.071404>.
- [18] C. Lu, C.H. Lee, W. Zhang, T. Nishimura, K. Nagashio, A. Toriumi, Structural and thermodynamic consideration of metal oxide doped GeO<sub>2</sub> for gate stack formation on germanium, *J. Appl. Phys.* 116 (2014) 174103, <https://doi.org/10.1063/1.4901205>.
- [19] T. Hosoi, K. Kutsuki, G. Okamoto, M. Saito, T. Shimura, H. Watanabe, Origin of flatband voltage shift and unusual minority carrier generation in thermally grown  $\text{GeO}_2/\text{Ge}$  metal-oxide-semiconductor devices, *Appl. Phys. Lett.* 94 (2009) 202112, <https://doi.org/10.1063/1.3143627>.
- [20] W.-C. Wen, K. Yamamoto, D. Wang, H. Nakashima, Border trap evaluation for  $\text{SiO}_2/\text{GeO}_2/\text{Ge}$  gate stacks using deep-level transient spectroscopy, *J. Appl. Phys.* 124 (2018) 205303, <https://doi.org/10.1063/1.5055291>.
- [21] K. Yamamoto, R. Ueno, T. Yamanaka, K. Hirayama, H. Yang, D. Wang, H. Nakashima, High-Performance Ge metal-oxide-semiconductor field-effect transistors with a gate stack fabricated by ultrathin  $\text{SiO}_2/\text{GeO}_2$  bilayer passivation, *Appl. Phys. Express* 4 (2011) 051301, <https://doi.org/10.1143/APEX.4.051301>.
- [22] K. Yamamoto, T. Yamanaka, R. Ueno, K. Hirayama, H. Yang, D. Wang, H. Nakashima, Source/drain junction fabrication for Ge metal-oxide-semiconductor field-effect transistors, *Thin Solid Films* 520 (2012) 3382, <https://doi.org/10.1016/j.tsf.2011.10.047>.
- [23] S.M. Sze, K.K. Ng, *Physics of Semiconductor Devices*, Third ed., Wiley, New York, 2007.
- [24] Y. Oniki, T. Ueno, Water-related hole traps at thermally grown  $\text{GeO}_2/\text{Ge}$  interface, *Jpn. J. Appl. Phys.* 51 (2012) 04DA01, <https://doi.org/10.1143/JJAP.51.04DA01>.
- [25] Y. Abe, N. Miyata, T. Yasuda, Comparison between direct-contact  $\text{HfO}_2/\text{Ge}$  and  $\text{HfO}_2/\text{GeO}_2/\text{Ge}$  stack structures: physical and electrical properties, *ECS Trans.* 16 (2008) 375, <https://doi.org/10.1149/1.2981619>.
- [26] H.B. Michaelson, The work function of the elements and its periodicity, *J. Appl. Phys.* 48 (1977) 4729, <https://doi.org/10.1063/1.323539>.
- [27] A. Molle, S. Baldovino, S. Spiga, M. Fanciulli, High permittivity materials for oxide gate stack in Ge-based metal oxide semiconductor capacitors, *Thin Solid Films* 518 (2010) S96, <https://doi.org/10.1016/j.tsf.2009.10.065>.
- [28] K. Prabhakaran, F. Maeda, Y. Watanabe, T. Ogino, Thermal decomposition pathway of Ge and Si oxides: observation of a distinct difference, *Thin Solid Films* 369 (2000) 289, [https://doi.org/10.1016/S0040-6090\(00\)00881-6](https://doi.org/10.1016/S0040-6090(00)00881-6).
- [29] K. Kita, A. Toriumi, Origin of electric dipoles formed at high-k/ $\text{SiO}_2$  interface, *Appl. Phys. Lett.* 94 (2009) 132902, <https://doi.org/10.1063/1.3110968>.
- [30] I. Hideshima, T. Hosoi, T. Shimura, H. Watanabe,  $\text{Al}_2\text{O}_3/\text{GeO}_2$  stacked gate dielectrics formed by post-deposition oxidation of ultrathin metal Al layer directly grown on Ge substrates, *Curr. Appl. Phys.* 12 (2012) S75, <https://doi.org/10.1016/j.cap.2012.04.007>.
- [31] J.-D. Hwang, C.-S. Li, C.-Y. Chang, Realizing improved performance of metal-insulator-semiconductor diodes with high-k  $\text{MgO}/\text{SiO}_x$  stack, *J. Alloys Compd.* 960 (2023) 170508, <https://doi.org/10.1016/j.jallcom.2023.170508>.
- [32] J.-D. Hwang, Z.-R. Hsu, Improving the electrical properties of transparent  $\text{ZnO}$ -based thin-film transistors using  $\text{MgO}$  gate dielectric with various oxygen concentrations, *Nanotechnology* 35 (2024) 045203, <https://doi.org/10.1088/1361-6528/acfc9>.