

## Design and Implementation of Soft Error Resilient 14T SRAM Cell

Sahi, Nagma

Department of Electronics and Communication Engineering, National Institute of Technology  
Delhi

Bharti, Manisha

Department of Electronics and Communication Engineering, National Institute of Technology  
Delhi

Ms. Ashima Sharma

Department of Electronics and Communication Engineering, National Institute of Technology  
Delhi

<https://doi.org/10.5109/6793669>

---

出版情報 : Evergreen. 10 (2), pp.1100-1105, 2023-06. 九州大学グリーンテクノロジー研究教育センター

バージョン :

権利関係 : Creative Commons Attribution-NonCommercial 4.0 International



# Design and Implementation of Soft Error Resilient 14T SRAM Cell

Nagma Sahi<sup>1\*</sup>, Manisha Bharti<sup>1</sup>, Ms. Ashima Sharma<sup>1</sup>

<sup>1</sup>Department of Electronics and Communication Engineering

<sup>1</sup>National Institute of Technology Delhi, Delhi, India

\*Author to whom correspondence should be addressed:

E-mail: nsahi2013@gmail.com, 192221004@nitdelhi.ac.in

(Received February 1, 2022; Revised May 14, 2023; accepted May 14, 2023).

**Abstract:** As part of this effort, the CC14T, cross-coupled memory cell with 14 transistor architecture has been proposed, with defence against soft errors such as single event upsets (SEUs). The CC14T cell is presented, which consists of 4 cross-coupled input-split inverters and four access transistors. The cell achieves optimum SEU tolerance owing to a feedback structure among its internal nodes. It has been implemented and analyzed under 40nm regime, and the findings demonstrate that it consumes 43.01 nW of power with supply voltage of 0.8V and takes 6.64 percent and 15.5 percent less time to write and read than a typical 6T SRAM cell. As compared to the other cell considered, the CC14T cell has a faster write access time and higher stability due to its soft error resistance.

Keywords: Single Event Upset, Soft Error, SRAM

## 1. Introduction

One of the most extensively utilised memory devices in contemporary circuits and systems is static random access memories (SRAM)<sup>1)</sup>. Power dissipation is one of the most important aspects of modern nano-scale VLSI architecture<sup>2)</sup>. Ultra-low power (ULP) operation is crucial in VLSI circuits for space applications where there are few energy resources available<sup>3)</sup>. Low-cost satellites have an even smaller power budget since the use of bulky batteries and power sources is restricted, which also reduces the overall weight of the satellite. Reducing the supply voltage ( $V_{dd}$ )<sup>4)</sup> and having all chip components operate in the subthreshold region<sup>5)</sup> are two of the most efficient ways to achieve low power. However, low supply voltage design faces challenges like high delay, temperature variation and also the circuit becomes more sensitive to radiation effect as compared to the high supply voltage<sup>6)</sup>. A further important problem is that voltage scaling<sup>7)</sup>, which is extensively utilized in ultra-low power devices like medical devices and smart grids etc<sup>8)</sup>, reduces the speed and stability of SRAM<sup>9)</sup>. Meanwhile, in nano-scale CMOS technologies, with the aggressive decrement in feature size of transistor, SRAM-circuit integration has attained high density with great improvement in its performance. Also, small transistor feature sizes result in small supply voltages and node capacitances. Because of their high integrated density, SRAM is more susceptible to soft error. These are errors which makes a signal or data corrupted. Thus, as a result of particle strikes from alpha particles<sup>10)</sup>, protons<sup>11)</sup>,

neutrons<sup>11)</sup>, electrons<sup>11)</sup>, and heavy ions<sup>12)</sup>, SRAM is becoming more vulnerable to soft glitches. Soft errors can cause data corruption, execution errors, and in the worst-case scenario system crashes. One major cause of these soft errors is the single event upsets (SEUs) from cosmic rays. In radiation environment, SEU is the most important reason of VLSI circuit failure due to the strike of radiation<sup>13)</sup>.

A single node in a storage module, such as a memory cell or flop, can have its data or state changed by a particle strike, leading to a soft glitch. It's known as a single-event upset in this situation (SEU). When the particle collides with a reverse-biased p-n junction, such as a transistor diffusion-bulk junction, the injected charge is transmitted by drift and produces a transient current pulse that modifies the node voltage. Data loss happens when the collected charge ( $Q_{coll}$ ) exceeds the critical charge ( $Q_{crit}$ ) kept in the sensitive node.  $Q_{crit}$ <sup>14)</sup> is the smallest charge that can be applied to a sensitive node to produce a memory bit flip. Storage elements can retain incorrect values as a result of SEUs, resulting in circuit and device errors and failures. However, with technology scaling,  $Q_{crit}$  decreases<sup>15)</sup>. Therefore, IC creators and makers must perform radiation hardening method against SEUs in order to increase circuit and device robustness, whereas the recently introduced FinFET based technology can decrease the rate of soft error<sup>16)</sup>, but still require valuable and scalable solution to make it resilient and tolerant of soft error.

Therefore, reliability of SRAM due to soft error is still a concern. To tolerate SEUs, many sets of latches, memory cells and flops have been proposed by researchers. For flip flops, hardening is considered in the two designs in references 17) and 18) and the two designs in references 19) and 20) consider hardening for latches.

Therefore, it is critical to develop novel systems to address SRAM-reliability issues in terms of soft errors.

The probable reduction of single-event upset is a key method for improving their radiation-hardened results.

Due to its compatibility with CMOS commercial processes and low cost, radiation-hardened-by-design (RHBD) is recognised as a successful technique for improving the circuit's radiation endurance.

The order of the remaining text is as follows. The two prior memory cells that were compared are explained in Section 2. The proposed memory cell design's working and SEU recovery analyses are discussed in Section 3. The experimental findings and a comparison table are presented in Section 4. The work is summarised in Section 5.

## 2. Previous Memory Cells

### 2.1 6T SRAM Cell

With four transistors for keeping values - two PMOS and two NMOS transistors, and two additional NMOS transistors for access operations, the standard memory cell has a 6T configuration.<sup>21)</sup> Figure 1 depicts a basic 6T SRAM cell in an illustration.




Fig. 1: Six-transistor (6T) CMOS SRAM cell.

Because of its simple and easy design with a smaller number of transistors, it is highly used for different applications. However, it lacks the property of being tolerant and resilient to soft errors.

### 2.2 QUCCE10T Cell

With two p-type and two n-type latch structures at the titular supply voltage, the quadruple cross-coupled storage cell with 10 transistors (QUCCE10T) is designed for extremely reliable high density terrestrial

applications<sup>22)</sup>.

There are four storage nodes with the names A, B, Q, and QN included in the QUCCE10T memory unit. The output nodes Q and QN are linked to bit lines BL and BLB by pass gates N5 and N6. While word line WL is in a high logic state, the two access transistors N5 and N6 are enforced to operate. It is taken into account that the saved state is "0". As seen in Figure 2, Nodes A, Q, QN, and B have the logic states "1," "0," "1," and "0," respectively.

In terms of robustness, the QUCCE10T is about 2 times the minimum critical charge in comparison with 6T cell. Thus, it has the ability to tolerate SEU.





Fig 2: Schematic of QUCCE10T

## 3. Proposed CC14T Cell


### 3.1 Schematic and Basic Operations

Figure 3 shows a schematic for the proposed 14T cell. It can be seen that the memory cell has 14 transistors, with P1 to P4 serving as the PMOS pull-up transistors, N1, N2, N3, N4, N9, and N10 serving as the NMOS pull-down transistors, and N5 to N8 serving as the access transistors. The input and output lines for the write and read operations, respectively, are bit-lines BL and BLN. When WL is high, the access transistors are turned ON, enabling the execution of read and write operations. WL is the word line that works as the switch for the access transistors. Additionally, the access transistors are turned OFF to implement the hold state when WL is low. The nodes for storing the data are I1, I2, I3 and I4.



**Fig 3:** Schematic of CC14T

The following is an explanation of the fundamental functions of the proposed 14T cell. Let's begin by setting the nodes to  $I1=I3=1$  and  $I2=I4=0$ . Now let's look at the scenario of writing 0; during this operation, a precharge circuitry charges both bit lines BL and BLN to Vdd. One of the bit lines is caused to discharge to zero using write driver circuitry after the bit lines have been charged (in this case, BL). Next, the WL is asserted to high which turns ON the access transistors. Since  $I1=0$ , N2, N4 and N10 are OFF. BLN charges I4 to 1 which turns ON N1, N3 and N9. As N3 turns ON, node I3 discharges to zero leading to turning ON of P2. Thus, charging node I2 to 1, turning OFF P1. And since N1 and N9 are ON, node I1 discharges to 0 resulting in  $I1=0$ ,  $I2=1$ ,  $I3=0$  and  $I4=1$  respectively, explaining the execution of successful write 0. It is to be noted that the pull up ratio (PR), i.e., the ratio of access transistor to that of pull up transistor must be greater than 1. Figure 4 illustrates the waveform of the simulated read/write operation of the presented cell.



**Fig 4:** Simulation output waveform of read and write operation of CC14T cell.

Now, let us take the instance of reading 0. With the help of the precharge circuit, the bit-lines are charged to Vdd. The WL is asserted to 1 turning ON the access transistors. The BL discharges to 0 through N1 and N9 and also through N3. And BLN remains constant at Vdd. The difference between BL and BLN is calculated. In this case,

the difference is negative, so we have a successful read 0 operation. For read 1 operation<sup>23)</sup>, the difference needs to be positive, owing to the discharge of BLN and a constant BL. To achieve a proper read operation the cell ratio (CR), i.e., the ratio between access transistor and pull-down transistor must be less than 1<sup>24-31)</sup>.

### 3.2 SEU Recovery Analysis

In this section, we shall illustrate the recovery analysis of the proposed 14T cell. Let the state of the storage node be as follows,  $I1=I3=1$  and  $I2=I4=0$ .


Case1: Node I1 is affected.

The radiation particle striking Node I1, momentarily changes its value from 1 to 0. Thus N2, N4 and N10 turns OFF for the time being. Now since Node I3 is not affected, thus P2 and P4 are still OFF and hence Node I2 and Node I4 holds its original state of 0. So, N1 and N9 are still OFF and P1 still ON leading to the self-recovery of the Node I1 back to its original state of 1.

Similarly, when Node I2 is affected, same self-recovery analysis can be taken into account.

Case2: Node I3 is affected.

The radiation strike at Node I3 temporarily changes its value from 1 to 0, temporarily turning ON P2 and P4. Thus, Node I2 will have a weak value 1. Since Node I1 is not affected, so N2 stays ON and makes N2 strong 0, neutralizing the weak 1 making Node I2 maintain its correct value. Similarly, with Node I4. As the P4 is changed to ON temporarily, Node I4 has weak 1. But since Node I1=1, unaffected, therefore, N4 and N10 are still ON making Node I4 strong 0. Thus, P3 stays ON and Node I3 self recovers to its original state of 1.



**Fig 5:** Simulation of SEU self-recovery analysis.

Case3: Node I4 is affected.

Node I4 becomes 1 momentarily turning ON N1 and N9 for the time being leading to a weak 0 at Node I1 (as N1 turned ON). However, as Node I2 is not affected, therefore P1 stays ON making Node I1 hold its strong 1. Thus, N4 and N10 are still ON. Likewise, Node I3 has weak 0 (as N3 turned ON). But as Node I2 is not affected, so P3 stays ON leading to a strong 1 at Node I3. This makes P4 still OFF and thus Node I4 returns back to its

original state of 0.

To sum up, we can say that the proposed 14T cell reveals a successful capability of self-recovering from a SEU.

The recovery analysis of the SEU is shown in the Figure 5. We can see that at 50ns, there is an attack of SEU at node I1, resulting in flipping of the data from 1 to 0. But, as we can see from the waveform, the node I1 has self-recovered itself back to its original state of 1. Similarly, we can observe from waveform at different point of time, and at different nodes, SEUs have been recovered successfully. The SEU attacks have been mimicked using an exponential current source with a rise and fall time constant of 0.1ps and 3ps respectively<sup>25</sup>.

The cell has been implemented using 0.8V supply voltage in 40nm CMOS technology. And the simulations were performed using CADENCE Virtuoso tool.

#### 4. Observation and Evaluation Results

In this section, the results of the comparative analysis and the evaluation for the CC14T cell, QUCCE10T cell and the traditional 6T cell are taken into account. All cells were implemented using the same implementation conditions as those defined in the previous section. In terms of SEU resistance, power consumption, write access time and read access time, Table 1 displays the efficiency and overhead contrast performance of unhardened and hardened variant of memory cells.

Table 1. Comparison results of different parameters of the memory cells.

Parameters	Types of Memory Designs		
	6T	QUCCE10T	CC14T
WAT (0) ps	226.27	228.36	216.17
WAT (1) ps	218.33	225.37	203.82
RAT ps	5.28	4.36	4.46
Power nW	32.95	112.3	43.01
SEU Recovery	Fail	Pass	Pass

Firstly, let's go through the reliability comparison results. Table 1 shows that all cells, with the exception of the 6T cell, are SEU hardened, ensuring better stability and good resistance. To conclude, the proposed CC14T cells ought to have significantly improved robustness and resiliency.

Let us consider about the overhead comparison findings now.

Table 1 shows that, 6T cell consumes the least amount of power as it has only 6 transistors. Due to its decreased current competition in its feedback loops and use of stacked transistors, the proposed CC14T cell has just 23.38% more power than a 6T cell and 61.70% less power than a QUCCE10T.

The suggested CC14T cell outperforms the 6T and

QUCCE10T cells in terms of write access time (0) by 4.46% and 5.33%, respectively. In a similar vein, the CC14T cell's write access time (1) is 6.64% and 9.56% faster than those of the 6T and QUCCE10T cells, respectively. The proposed cell's read access time is 4.46 ps as well. Due to its usage of extra access transistors, the CC14T also has the lowest WAT value.




Fig 6: Variation of power consumption of CC14T cell with respect to supply voltage

The graph in Figure 6 depicts the impact of variation in supply voltage on power consumption values, showing as supply voltage decreases, the power consumption also decreases holding the proper output at this range.

To conclude, the CC14T cell has been successfully hardened. The proposed cell has lower overhead than current state-of-the-art hardened cell, particularly in terms of power dissipation, and write access time.

#### 5. Conclusion

We have found that a very reliable CC14T cell that had been presented is effectively toughened against SEUs which in today's world, where CMOS technology keeps on shrinking, would help modern day memory units to stand against such kind of glitches and recover from soft errors including SEUs. It is highly tolerant and resilient from the soft error attack. Also, along with being resilient to soft errors, it has comparatively lesser power and high speed of access in respect of the other state-of-the-art memory cell. Lastly, this cell can be used in applications where high efficiency and resiliency is needed, such as aerospace, nuclear power plants, and banking.

#### Nomenclature

- WAT(0) Write access time while writing 0 (ps)  
 WAT(1) Write access time while writing 1 (ps)  
 RAT Read access time (ps)

#### References

- 1) A. Pavlov and M. Sachdev, CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled

- Technologies,(2008), vol. 40. Online available <http://link.springer.com/10.1007/978-1-4020-8363-1>
- 2) S. Singh, N. Arora, Prof. B.P. Singh "Simulation and Analysis of SRAM Cell Structures at 90nm Technology" *International Journal of Modern Engineering Research (IJMER)*, Vol.1, Issue.2, pp-327-331 ISSN: 2249-6645 .
- 3) S. Mo Kang, Y Leblebici "CMOS Digital Integrated Circuits Analysis and design"(TATA McGRAW-HILL , Third Edition).
- 4) A. Wang, B. H. Calhoun, and A. P. Chandrakasan, Sub-Threshold Design for Ultra Low-Power Systems (Series on Integrated Circuits and Systems). (Secaucus, NJ, USA: Springer-Verlag, (2006)).
- 5) S. Fisher, A. Teman, D. Vaysman, A. Gertsman, O. Yadid-Pecht, and A. Fish, "Digital subthreshold logic design—Motivation and challenges," in *Proc. IEEE Conv. Elect. Electron. Eng. Israel (IEEEI)*, (Dec. 2008), pp. 702–706.
- 6) T. Heijmen, D. Giot, and P. Roche, "Factors that impact the critical charge of memory elements," in *Proc. IEEE Int. On-Line Test. Symp. (IOLTS)*, (Jul. 2006), pp. 1–6.
- 7) R. Saeidi, M. Sharifkhani, and K. Hajsadeghi, "Statistical analysis of read static noise margin for near/sub-threshold SRAM cell," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 12, pp. 3386–3393, Dec. (2014).
- 8) M. Alioto, "Ultra-low power VLSI circuit design demystified and explained: A tutorial," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 3–29, Jan. (2012).
- 9) H. N. Patel, B. H. Calhoun, and R. W. Mann, "Soft errors: Reliability challenges in energy-constrained ULP body sensor networks applications," in *Proc. IEEE 23rd Int. Symp. IOLTS*, Jul. (2017), pp. 209–210.
- 10) Y. Shiyanovskii, A. Rajendran, and C. Papachristou, "A low power memory cell design for SEU protection against radiation effects," in *Proc. Conf. Adapt. Hardw. Syst.*, Erlangen, Germany, (2012), pp. 288-295.
- 11) D. Lin, "A novel highly reliable and low-power radiation hardened SRAM bit-cell design," *IEICE Electron. Exp.*, vol. 15, no.3, pp.18, (Feb. 2018), doi: 10.1587/elex.15.20171129.
- 12) M. Ebara, K. Yamada, K. Kojima, J. Furuta, and K. Kobayashi, "Process dependence of source errors induced by alpha particles, heavy ions, and high energy neutrons on ip ops in FDSOI," *IEEE J. Electron Devices Soc.*, vol. 7, no. 1, pp. 817824, (Mar. 2019), doi: 10.1109/JEDS.2019.2907299.
- 13) R. C. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 3, pp. 305–316, (Sep. 2005).
- 14) P. E. Dodd and F. W. Sexton, "Critical charge concepts for CMOS SRAMs," *IEEE Trans. Nucl. Sci.*, vol. 42, no. 6, pp. 1764–1771, (Dec.1995).
- 15) C. Detcheverry, "SEU critical charge and sensitive area in a submicron CMOS technology," *IEEE Trans. Nucl. Sci.*, vol. 44, no. 6, pp. 2266–2273, (Dec. 1997).
- 16) B. Narasimham, S. Gupta, D. Reed, J. K. Wang, N. Hendrickson, and H. Taufique, "Scaling trends and bias dependence of the soft error rate of 16 nm and 7 nm FinFET SRAMs," in *Proc. IEEE Int. ss Rel. Phys. Symp. (IRPS)*, (Mar. 2018), pp. 1–4, doi: 10.1109/IRPS.2018.8353583.
- 17) S. K. Thirumala, "Dual mode ferroelectric transistor based non-volatile flip-flops for intermittently-powered systems," in *Proc. Int. Symp. Low Power Electron. Design*, Seattle, WA, USA, (Jul. 2018), pp. 1421–1432.
- 18) B. Xia, J. Wu, H. Liu, K. Zhou, and Z. Miao, "Design and comparison of high-reliable radiation-hardened flip-flops under SMIC 40 nm process," *J. Circuit, Syst. Comput.*, vol. 25, no. 12, pp. 1–19, Aug. (2016), doi: 10.1142/S0218126616501632.
- 19) H. Nan and K. Choi, "High performance, low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 7, pp. 1445–1457, (Jan.2012), doi: 10.1109/TCSI.2011.2177135.
- 20) A. Yan, H. Liang, Z. Huang, C. Jiang, and M. Yi, "A self-recoverable, frequency-aware and cost-effective robust latch design for nanoscale CMOS technology," *IEICE Trans. Electron.*, vol. E98-C, no. 12, pp. 1171–1178, (Dec. 2015), doi: 10.1587/transele.E98.C.1171.
- 21) E. Grossar, M. Stucchi, K. Maex, W. Dehaene "Read Stability and Write Ability Analysis of SRAM Cells for Nanometer Technologies", *IEEE J. Solid State Circuits*, vol 41, no. 11 pp. 2577-2588, (Nov. 2006)
- 22) J. Jiang, Y. Xu, W. Zhu, J. Xiao, and S. Zou, "Quadruple cross-coupled latch-based 10T and 12T SRAM bit-cell designs for highly reliable terrestrial applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 3, pp. 967977, (Oct. 2019), doi: 10.1109/TCSI.2018.2872507.
- 23) S. S. Dohar, R. K. Siddharth, M. H. Vasantha, and Y. B. Nithin Kumar, "A novel single event upset tolerant 12T memory cell for aerospace applications," *Proc. IEEE Comput. Soc. Annu. Symp. VLSI, ISVLSI*, vol. (2020-July), pp. 48–53, (2020), doi: 10.1109/ISVLSI49217.2020.00019
- 24) Suraj Singh Dohar, R. K. Siddharth, M. H. Vasantha, and Nithin Kumar YB. "A 1.2 V, Highly Reliable RHBD 10T SRAM Cell for Aerospace Application." *IEEE Transactions on Electron Devices* (2021) 1-6.
- 25) A. Yan, Z. Wu, J. Zhou, Y. Hu, Y. Chen, Z. Ying, X. Wen, P. Girard "Design of a sextuple cross-coupled SRAM cell with optimized access operations for

- highly reliable terrestrial applications,"in *Proc. IEEE Asian Test Symp.*, Kolkata, India, (Dec. 2019), pp. 16.
- 26) Matheus Randy Prabowo, Almira Praza Rachmadian, Nur Fatiha Ghazalli, and Hendrik O Lintang, "Chemosensor of Gold (I) 4-(3, 5-Dimethoxybenzyl)-3, 5-Dimethyl Pyrazolate Complex for Quantification of Ethanol in Aqueous Solution", *Evergreen*, 7(3), 404-408 (2020). <https://doi.org/10.5109/4068620>
  - 27) Jain, Ankit, Cheruku Sandesh Kumar, and Yogesh Shrivastava. "Fabrication and Machining of Metal Matrix Composite Using Electric Discharge Machining: A Short Review." *Evergreen*, 8(4), 740-749 (2021). <https://doi.org/10.5109/4742117>
  - 28) Ashish Kumar Srivastava, Shashi Prakash Dwivedi, Nagendra Kumar Maurya, and Manish Maurya, "3d Visualization and Topographical Analysis in Turning of Hybrid Mmc by Cnc Lathe Sprint 16tc Made of Batliboi", *Evergreen*, 7(2), 202-208 (2020). <https://doi.org/10.5109/4055217>
  - 29) Dharu Feby Smaradhana, Dody Ariawan, and Rafli Alnursyah, "A Progress on Nanocellulose as Binders for Loose Natural Fibres", *Evergreen*, 7(3), 436-443 (2020). <https://doi.org/10.5109/4068624>
  - 30) Nagendra Kumar Maurya, Vikas Rastogi, and Pushpendra Singh, "Experimental and Computational Investigation on Mechanical Properties of Reinforced Additive Manufactured Component", *EVERGREEN Joint Journal of Novel Carbon Resource Sciences & Green Asia Strategy*, 6(3), 204-214 (2019). <https://doi.org/10.5109/2349296>
  - 31) Ang Li, Azhar Bin Ismail, Kyaw Thu, Muhammad Wakil Shahzad, Kim Choon Ng, and Bidyut Baran Saha, "Formulation of Water Equilibrium Uptakes on Silica Gel and Ferroaluminophosphate Zeolite for Adsorption Cooling and Desalination Applications", *Evergreen*, 1(2), 37-45 (2014). <https://doi.org/10.5109/1495162>