Performance Analysis of Pulse Triggered Flip-Flop

Dhandapani, Vaithiyanathan Department of Electronics and Communication Engineering, National Institute of Technology Delhi

Alok Kumar Mishra Department of Electronics and Communication Engineering, National Institute of Technology Delhi

Thakur, Richa Department of Electronics and Communication Engineering, National Institute of Technology Delhi

Chopra, Urvashi Department of Electronics and Communication Engineering, National Institute of Technology Delhi

他

https://doi.org/10.5109/6793656

出版情報:Evergreen. 10 (2), pp.1010-1016, 2023-06. 九州大学グリーンテクノロジー研究教育セン ター バージョン:

権利関係:Creative Commons Attribution-NonCommercial 4.0 International

Performance Analysis of Pulse Triggered Flip-Flop

Vaithiyanathan Dhandapani^{1,*}, Alok Kumar Mishra¹, Richa Thakur¹, Urvashi Chopra¹, Britto Pari J²

¹Department of Electronics and Communication Engineering, National Institute of Technology Delhi,

India – 110040

²Department of Electronics and Communication Engineering, Vel Tech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology, Chennai – 600062, India

*Author to whom correspondence should be addressed: E-mail: dvaithiyanathan@nitdelhi.ac.in

(Received February 1, 2022; Revised May 14, 2023; accepted May 14, 2023).

Abstract: The power efficiency and speed are two main concerns in any digital as well as analog circuit design. In this work, we analyze the pulse-triggered flip-flop (PTFF). In PTFF have two main stages, the pulse generator (PG) and the latch circuitry. We have utilized PG that has four transistors which is less than the number of transistors comparison to the previously used PGs. The design has been implemented on Cadence Virtuoso using 22nm CMOS cell library. The various parameters like data-to-output (D-to-Q) delay, leakage power and power-delay product (PDP) are being compared with existing flip-flop circuits like master-slave flip-flop (MSFF), DFF and conventional PTFF. The modified PTFF shows 24.3% improvement in D-to-Q delay and 18.1% improvement in PDP as contrast to the conventional PTFF.

Keywords: Flip-Flop, Pulse Generator, Low Power, Power Delay Product, CMOS

1. Introduction

In the digital world the semiconductor memory cell used as a storage device for storing one bit of information either 0 or 1. Flip-Flop (FF) designs underwent lots of advancement with the novel process technology and over the years new FF designs with improved speed, low voltage requirement and low power have been reported. As power efficiency is one of the major concerns and Flip-Flops along with the clock circulation set-up alone constitutes 20% to 45% of power in any digital circuit^{1, 2)}. Thus for minimizing the power dissipation, various low power and high speed FF has been proposed over past several years³⁻¹⁹. The FFs are mainly divided into four groups: Pulse Triggered FFs (PTFF)¹²⁾, Dual edge Triggered FF (DETFF)¹³⁾, toolbar Transmission Gate FFs (TGFF) and Master Slave FFs (MSFF). Due to its single latch structure, PTFF is more commonly used as compared to TGFF and MSFF. Thus PTFF has lower power consumption and better speed.

1.1 Pulse Triggered Flip Flop

The PTFF has two main stages, called as pulse generator (PG) and a flip-flop or latch stage. The pulse generation in PTFF can be classified as implicit PTFF (IPTFF) in Fig. 1 and explicit type PTFF (EPTFF) in Fig.2. In an IPTFF the PG is one component of the latch design. While in case of an

EPTFF, PG and latch circuits are separated. Due to the separate PG circuitry, EPTFF consume more power.



Fig 1: Implicit Pulse Triggered Flip-Flop³⁾

However if there are many FFs in the circuit and the same PG is being shared by several FFs than the EPTFF are more power efficient in comparison to the IPTFF. In addition to that IPTFF has longer discharging path, due to this logic separation from the latch EPTFF are comparatively faster in operation.

The conventional EPTFF named as explicit pulse triggered data close to output FF in Fig. 2. The FF in Fig. 2 is NAND based logic, in the circuit transistors P1 and N2 are connected to the pulse clock (Pulse_ck) due to the

reduced ON time of the transistor N2. Due to this current dissipation is gets reduced and hence there is minor reduction in the power dissipation also. The I1 and I2 have been used to retain node X value and the shortest path of this circuit has three transistors. In this circuit the main setback is the long transition delay time from 0 to 1. It is mainly because of input data which must passes through the transistors N1 and N4. Due to this pulse clock must turn on the transistor N3 in order to modify the assessment of node Q. At the same time another setback of the circuit is that the node X is discharged through N1 and N2 transistors. This is not considering the data in each rising edge of the clock. Because of these factors there is raise in the power dissipation⁸.



1.2 Dual Edge Triggered Flip-Flop

The DETFFs in principle has capability to transfer data in both the rising as well as falling edge of clock pulse. The circuit of conventional DETFF is in Fig. 3. As compared to single edge triggered FF the DETFF transferring data to the output more accurately. But at the same time due to their complex architecture it dissipates more power.



Fig 3: Dual Edge Triggered FF⁴⁾

1.3 Master Slave Flip-Flop

Cascading of master and slave latches as in Fig. 4 is the MSFF. The logic schematic of conventional SR latch based MSFF using MOS transistor is in Fig. 5. When clock = 0, the master latch is transparent. At that time input data passed through the AND-OR-Invert gates. The output of the node X3 is always complementary to the applied input. When clock = 1, the slave latch becomes transparent. The slave latch also consists of two AND-OR-Invert gates and a NOT gate.







Fig 5: Conventional MSFF circuit⁵⁾

The topologically compressed MSFF (TCMSFF) is in Fig. 6. In the circuit the number of transistors is reduced from 28 to 21 in comparison to the conventional MSFF. In TCMSFF the number of transistor are drive unswervingly by the clock signal are three. This leads to major lessening in power dissipation⁷).



Fig 6: Topologically Compressed FF⁶⁾

So, compare to the conventional MSFF, the TCFF design has three optimized factors. First it uses single phased clock, and second is reduction in the transistors driven directly by the clock and the third factor is, it uses lesser number of transistor in the circuit. At the same time the major drawback of TCFF is that, the design has a longer setup time despite of the significant enhancement in the power consumption²⁰⁻²⁸⁾.

1.4 Transmission gate Flip-Flop

The TGFF in Fig.7 comprises two transmission gate based latches. Its main drawback is that even if the input is static, there is sustained power consumption.



Fig 7: Schematic of TGFF⁷⁾

Rest of paper flow is as follows: The reported and modified circuits of various FF are illustrated in Section 2. In Section 3 describes the experimental environment and result analysis and finally paper concluded in Section 4.

2. Modified pulse triggered flip-flop

PTFF is most widely used because of its single latch structure, better speed and it is more power efficient. As we aware that the PTFF has two blocks that is PG and flip-flop or latch. The pulse generator is used for triggering the latch. On the basis of whether the PG is a part of the latch circuitry or not, it is either implicit PTFF or explicit PTFF. The modified EPTFF (MEPTFF) is in Fig. 8. The PG presented in⁸⁾ as shown in rectangular box in Fig. 8, has been used to generate the trigger pulse.

The pulse generator circuit used in the modified explicit PTFF is in Fig. 9, consists of only four transistors. This leads to the reduction in power consumption when compared to the other pulse generators. In all other PG, several NOT gates were used to generate delay, but an improved NOT gate is used in the modified circuit. When Clk =0, only transistor TP1 is ON and transistors TN1, TN2 and TN3 are OFF. Since the transistor TP1 is ON, the state of node A gets changed. When Clk=1, first the transistor TN1 turns ON and after some time turns ON the TN2 and TN3. This is due to the size of TN3 transistor is larger in comparison to the TN1 and TN2. After a small time, the node A gets

discharged. This is due to the transistors TN2 and TN1 which would act like pull down transistors. So, the Clk_pulse value is changed to 0. But since there is a delay time of TN1 and TN2 NMOS transistors so a pulse is generated in node Clk_pulse and the width of the generated pulse is enough to turn ON the other transistors used in the circuit. The TN1 and TN2 transistors size should be smaller in size than transistor TN3. So that the minimum clock pulse is allowed to pass through the TN3 transistor before discharging node A. The simulation waveform of the pulse generator has been shown in Fig. 10.



Fig 8: Conventional explicit PTFF 8) with modified PG



Fig 9: Schematic of the Pulse Generator



Fig 10: Simulation waveform of the PG

The second stage of an explicit PTFF is latch circuit. The latch is used to store one bit of binary data in the form of 0 or 1. The schematic of used latch and their simulation waveforms has been presented in Fig. 11 and 12 respectively. The complete circuit of modified FF in this work is shown in the Fig 13 and the simulation waveforms of conventional PTFF and MSFF were presented in Fig 14-16 respectively.



Fig. 11: Schematic of the D FF



Fig 12: Simulation Waveform of the D FF



Fig 14: Simulation waveform of the modified explicit



Fig 15:.Simulation Waveform of the Conventional PTFF



3. Implementation and experimental evaluation

This section includes the comparison of the modified explicit PTFF with the existing low power FFs like the conventional PTFF, MSFF and D-FF. Various performance indices like power leakage in the standby mode (for various combinations of clock and data), D-to-Q Delay, Clk-to-Q Delay, Power Delay Product (PDP) have been used for the comparison. All the results have been simulated using Cadence Virtuoso tool.

3.1	Evaluation	of the	leakage	power	in	standby	mode
-----	------------	--------	---------	-------	----	---------	------

(CLK,Data)	DFF	MSFF	Conventional PTFF	Modified PTFF
(0,0)	87.318	130.376	74.53	72.87
(0,1)	43.866	66.78	58.97	37.874
(1,0)	79.54	89.65	81.12	82.67
(1,1)	27.14	46.98	39.73	21.23
Average	59.47	83.45	63.58	53.6

The standby mode involves connecting Clk and Data with DC Voltage signals. The comparison results of the leakage power in standby mode at 0.6 V value of Vdd is presented in Table 1 and Fig.17. There is an improvement of 16.67% in the leakage power as compared to the conventional PTFF. Fig. 18 is the simulation results of the current at different values of the supply voltage are 0.6V, 0.8V and 1V.

3.2 Evaluation of the leakage power in Standby Mode

The performance evaluation of various FF on the basis of various parameters like transistor count, Clk-to-Q delay, D-to-Q delay, Power Dissipation and overall PDP is presented in the Table 2. From the table 2 it is observed that the modified PTFF for D-to-Q delay and power consumption improvement is about 24.3% and 36.12 % when compared to the conventional PTFF respectively with slight increase in Clk-to-Q Delay.

Vuu=0.0 V								
Parameter	MSFF	DFF	Conventional PTFF	This Work				
Number of Transistors	28	14	17	18				
D-to-Q Delay(ns)	45.2	37.68	19.5	14.76				
Clk-to-Q Delay(ns)	30.17	19.92	27.54	29.92				
Power dissipation (nW)	83.45	59.47	63.58	53.66				
<i>PDPDtoQ</i> (pJ)	3.771	2.24	1.24	0.792				
PDPC toQ(pJ)	2.517	1.184	1.75	1.605				

Table 2. Performance Analysis of the various Flip Flops at Vdd-0.6 V

4. Conclusion

Reducing the power consumption is a growing concern in today's world. In this work, we presented the circuit to improve the performance of PTFF in terms of power, delay and PDP has been proposed. As the Flip Flops are the basic storage devices in any digital circuit, so the improvement in above mentioned parameters can improve the memory cell and microprocessor performance. Simulations have been performed on Cadence Virtuoso tool. Despite a slight increase in Clk-to-Q Delay, the power consumption is reduced. Various performance indices like power consumption, D-to-Q delay, and PDP have been used for the comparison. The results show that there is an improvement in the performance of the proposed PTFF in comparison with other Flip-Flop architectures like MSFF, DFF and conventional PTFF. The proposed PTFF shows 24.3% improvement in D-to-Q Delay and 18.1% improvement in PDP as compared to the conventional PTFF.

Competing interests

The authors declare that there is no conflict of interest.

References

- 1) R.P. Jain, Modern Digital Electronics, Tata McGraw Hill publication, 2003.
- V. Oklobdzija, V. Stojanovic, D. Markovic, N. Nedovic, Digital System Clocking: High Performance and Low Power Aspects, Wiley, 2005.
- J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, V. De, Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors, Proc. ISLPED. (2001) 147-151.
- A. Kumar, Y. Kumar, D. Berwal, Low power dual edge triggered flip flop using multi threshold CMOS, 2016 International Conference on Computing, Communication and Automation (ICCCA) (2016) 1358-1361.
- 5) V. Stojanovic, V. G. Oklobdzija, Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems, IEEE Journal of Solid-State Circuits 34(1999) 536-548.
- N. Kawai et al., A Fully Static Topologically-Compressed 21-Transistor Flip-Flop With 75% Power Saving, IEEE Journal of Solid-State Circuits 49(2014) 2526-2533.
- G. Gerosa et al., A 2.2 W, 80 MHz superscalar RISC microprocessor, IEEE Journal of Solid-State Circuits 29(1994)1440-1454.
- Ahmad Karimi, AbdalhosseinRezai, Mohammad Mahdi Hajhashemkhani, A novel design for ultra-low power pulse-triggered D-Flip-Flop with optimized leakage power, Integration, the VLSI journal, 60(2018) 160-166.
- 9) J. Lin, M. Sheu, Y. Hwang, C. Wong and M. Tsai, Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(2017) 3033-3044.
- 10) Jin-Fa Lin, Low Power Pulse-Triggered Flip Flop Design Based on a signal Feed- Through scheme,

IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 22(2014) 181-185.

- UmingKo and Poras T. Balsara, High-Performance Energy-Efficient D-Flip-Flop Circuits, IEEE Trans. On Very Large Scale Integration (VLSI) Systems, Vol. 8, No. 1, February 2000.
- 12) Sébastien Bernard, Marc Belleville, Jean-Didier Legat, AlexandreValentian, David Bol, Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28nm UTBB-FDSOI, Microelectronics Journal, 57(2016) 76-86.
- 13) JizhongShen, Liang Geng, Guangping Xiang, Jianwei Liang, Low-power level converting flip-flop with a conditional clock technique in dual supply systems, Microelectronics Journal, 45(2014) 857-863.
- 14) M. Prithivi Raj, G. Kavithaa, Dynamic signal driving strategy based high speed and low powered dual edge triggered flip flop design used memory applications, Microprocessors and Microsystems 71(2019) 1-10.
- 15) Urvashi Chopra, Alok Kumar Mishra and D. Vaithiyanathan, Performance Analysis of Non-Identical Master Slave Flip Flops at 65nm Node, International Journal of Innovative Technology and Exploring Engineering 9 (2019) 18-21.
- 16) R. Murugasami, U.S. Ragupathy, Design and comparative analysis of D-Flip-flop using conditional pass transistor logic for low-power high-performance with systems, Microprocessors and Microsystems 68(2019) 92-101.
- 17) YiannisMoisiadis, IliasBouras, Angela Arapoyanni, LamprosDermentzoglou, A static differential double edge-triggered flip–flop based on clock racing, Microelectronics Journal 32(2001) 665-671.
- S.Jyothula, Low power aware pulse triggered flip flops using modified clock gating approaches, World Journal of Engineering, 15(2018) 792-803.
- 19) D. Pan, C. Ma, L. Cheng, H. Min, A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(2020) 243-251.
- 20) Ashish Kumar Srivastava, Shashi Prakash Dwivedi, Nagendra Kumar Maurya, and Manish Maurya, "3d Visualization and Topographical Analysis in Turning of Hybrid Mmc by Cnc Lathe Sprint 16tc Made of Batliboi", *Evergreen*, 7(3), 202-208 (2020). https://doi.org/10.5109/4055217
- 21) Dharu Feby Smaradhana, Dody Ariawan, and Rafli Alnursyah, "A Progress on Nanocellulose as Binders for Loose Natural Fibres", *Evergreen*, 7(3), 436-443 (2020). https://doi.org/10.5109/4068624
- 24) Nagendra Kumar Maurya, Vikas Rastogi, and Pushpendra Singh, "Experimental and

Computational Investigation on Mechanical Properties of Reinforced Additive Manufactured Component", *Evergreen*, 6(3), 207-214 (2019). https://doi.org/10.5109/2349300

- 25) Ang Li, Azhar Bin Ismail, Kyaw Thu, Muhammad Wakil Shahzad, Kim Choon Ng, and Bidyut Baran Saha, "Formulation of Water Equilibrium Uptakes on Silica Gel and Ferroaluminophosphate Zeolite for Adsorption Cooling and Desalination Applications", *Evergreen*, 1(2), 37-45 (2014). https://doi.org/10.5109/1495162
- 26) Jabir Al Salami, Changhong Hu, and Kazuaki Hanada, 'A Study on Smoothed Particle Hydrodynamics for Liquid Metal Flow Simulation', Evergreen, 6(3), 190-199 (2019). https://doi.org/10.5109/2349294
- 27) Matheus Randy Prabowo, Almira Praza Rachmadian, Nur Fatiha Ghazalli, and Hendrik O Lintang, "Chemosensor of Gold (I) 4-(3, 5-Dimethoxybenzyl)-3, 5-Dimethyl Pyrazolate Complex for Quantification of Ethanol in Aqueous Solution", Evergreen, 7(3), 404-408 (2020). https://doi.org/10.5109/4068620
- 28) Jain, Ankit, Cheruku Sandesh Kumar, and Yogesh Shrivastava. "Fabrication and Machining of Metal Matrix Composite Using Electric Discharge Machining: A Short Review." *Evergreen*, 8(4), 740-749 (2021). https://doi.org/10.5109/4742117