九州大学学術情報リポジトリ Kyushu University Institutional Repository

Proceedings of "Center-of-Excellence" workshop on System LSI Design Methodology

https://doi.org/10.15017/2994

出版情報:SLRC Discussion Paper Series. 3 (1), 2006-09. 九州大学システムLSI研究センター バージョン: 権利関係:

# "Center-of-Excellence" workshop on System LSI Design Methodology

Sponsored by Kyushu University Cooperated with IPSJ Kyushu Chapter Cooperated with IEEE Fukuoka Chapter

Place: System LSI Research Center, Kyushu University 2nd Floor Institute of System LSI Design Industry, Fukuoka 3-8-33 Momochihama, Sawara-ku, Fukuoka 814-0001 JAPAN

Date: September 9 (Sat.), 2006

Schedule: 10:00-17:20 Workshop

# Aim of the Workshop

The steady progress in process technology and the expanding applications of information processing are placing enormous demands on the high performance, yet affordable design and automation of integrated circuits and systems. This workshop, contributed by representative researchers from all over the world, offers a forum for all those people working on integrated circus and systems to meet and exchange ideas about the challenges and solutions for the future of system LSI Design Technology and Automation.

# **List of Presenters**

Yao-Wen Chang, Charlie Chen, Eui-Young Chung, Maziar Goudarzi, Ing-Jer Huang, Shinji Kimura, Tei-Wei Kuo, Jing-Jia Liou, John Moondanos. Hamid Noori, Yunheung Paek, David Z. Pan. Sri Parameswaran, Sachin Sapatnekar, Kazunori Shimizu. Sheldon Tan. Ren-Song Tsay, Ting-Chi Wang, Shigeru Yamashita, Wenjian Yu,

National Taiwan University National Taiwan University Yonsei University Kvushu Universitv National Sun Yat-Sen University Waseda University National Taiwan University National Tsing Hua University Intel Kyushu University Seoul National University The University of Texas at Austin University of New South Wales University of Minnesota Waseda University University of California, Riverside National Tsing Hua University National Tsing Hua University Nara Institute of Science and Technology Tsinghua University

### Workshop Program

### 10:00 - 10:15 Opening

Hiroto Yasuura, Workshop Co-Chair

# 10:15-11:15 Session-1. Research Activities in an ASP region

10:15-10:35 "Taiwan's ESL R&D Status" Ren-Song Tsay, National Tsing Hua University

10:35-10:55

"Recent research at Design Technology Lab., Yonsei University" Eui-Young Chung, Yonsei University

10:55-11:15 "Recent Research Activities at System LSI Field of IPS in Waseda University" Shinji Kimura, Waseda University

# 11:15-11:30 Coffee Break

# 11:30-12:10 Session-2. DFM Issues

11:30-11:50 "Recent Research on Physical CAD and DFM at UT Design Automation Lab" David Z. Pan, The University of Texas at Austin

11:50-12:10 "On-Chip Variability in Nanometer-Scale Circuits" Sachin Sapatnekar, University of Minnesota

# 12:10-14:15 Session-3. Poster Presentations with Lunch

- P1 "Quantum Circuit Design with Decision Diagram Data Structure" Shigeru Yamashita, Nara Institute of Science and Technology
- P2 "Fast BEM algorithms for 3D interconnect capacitance and resistance extraction" Wenjian Yu, Tsinghua University
- P3 "A Diagnosis Framework for Defects on Path Delay Faults" Jing-Jia Liou, National Tsing Hua University
- P4 "The ODYSSEY Methodology: ASIP-based Design of Embedded Systems from Object-Oriented System-Level Models" Maziar Goudarzi, Kyushu University
- P5 "VLSI Implementation of QC-LDPC Code Decoder Accelerating Message-Passing Schedule" Kazunori Shimizu, Waseda University
- P6 "A Reconfigurable Functional Unit for an Adaptive Extensible Processor" Hamid Noori, Kyushu University
- P7 "Soargen: a Retargetable Compiler for ASIP Design" Yunheung Paek, Seoul National University
- P8 "Statistical Modeling, Timing Analysis, and Parasitics Extraction" Charlie Chung-Ping Chen, National Taiwan University

# 14:15-15:15 Session-4. Place & Route

14:15-14:35

"NTUplace 3: A High-Quality Large-Scale Mixed-Size Placer" Yao-Wen Chang, National Taiwan University

14:35-14:55

"Recent Advance in Terminal and Model Order Reduction for Interconnect Circuits" Sheldon Tan, University of California, Riverside

14:55-15:15

"Via Doubling under Density Control" Ting-Chi Wang, National Tsing Hua University

# 15:15-15:30 Coffee Break

# 15:30-16:10 Session-5. Embedded System Design

15:30-15:50

"Implementation and Challenging Issues of Flash-Memory Storage Systems of Embedded Systems" Tei-Wei Kuo, National Taiwan University

15:50-16:20

"Hardware / Software support for Reliability and Security in Embedded Processors" Sri Parameswaran, University of New South Wales

# 16:10-16:30 Coffee Break

# 16:25-17:05 Session-6. Leading Edge Design

16:25-16:45 "SoC Enabling Technologies" Ing-Jer Huang, National Sun Yat-Sen University

16:45-17:05 "From error to Error: Verification & Debugging in the Multi-Core Era". John Moondanos, Intel

# 17:05-17:20 Closing

Yusuke Matsunaga, Workshop Co-Chair

	Outline
Recent research at Design Technology Lab., Yonsei University	<ul> <li>Introduction</li> <li>Research topic overview</li> <li>On-chip communication architecture</li> <li>System-level low power design</li> <li>Flash memory from system perspective</li> <li>Summary</li> </ul>
Eui-Young Chung	
School of Electrical & Electronic Eng. Yonsei University	
I EUL-YOUNG(EY) CHUNG, Sep. 9 <sup>th</sup> , 2006	() 방내역권 22 EUL-YOUNG(EY) CHUNG, Sep. 9 <sup>4</sup> , 2006
Introduction	Research topic overview
<ul> <li>Design Technology Lab. (DTL)</li> <li>Established in fall, 2005</li> <li># of students: 3 MS students         <ul> <li>Collaboration is the viable solution</li> </ul> </li> <li>Lab. mission</li> <li>Develop the technology for the next generation SoC         <ul> <li>Design methodology especially for system-level and architecture-level design</li> <li>Architecture / RTL design</li> <li>Integration of HW and SW</li> </ul> </li> <li>Collaboration partners         <ul> <li>YU professors</li> <li>Naehyuck Chang (SNU)</li> <li>Sung Woo Chung (Korea University)</li> <li></li> </ul></li></ul>	<ul> <li>Design technologies for portable devices</li> <li>Low power</li> <li>TTM</li> <li>High performance</li> <li>To support these issues</li> <li>System-level low power</li> <li>System-level low power</li> <li>System/architecture level design methodology</li> <li>MP-SoC</li> <li>Communication arch.</li> <li>Memory hierarchy</li> </ul>
Good reasoning for our topics	On-chip communication architecture (1)
Relative Effort by Designer Role         250%       9         150%       9         150%       9         100%       9         100%       9         100%       9         100%       9         100%       9         100%       9         100%       9         100%       130nm         90nm       185 Nev. 2002	<ul> <li>Bus</li> <li>Improve the current practical solution</li> <li>Focus on the arbitration scheme and automation         <ul> <li>How to guarantee the latency requirement as well as bandwidth requirement?</li> <li>Automatic generation of RTL code</li> </ul> </li> <li>Architecture exploration         <ul> <li>TLM using SystemC</li> </ul> </li> <li>NoC         <ul> <li>Prepare the solution for the next generation</li> <li>AXI based switch design</li> <li>Topology synthesis             <ul> <li>Clock speed / hop-count trade-off</li> </ul> </li> </ul></li></ul>
<ul> <li>On-chip communication architecture (II)</li> <li>When multiple masters have latency constraints</li> <li>Image: Image: Im</li></ul>	<ul> <li>On-chip communication architecture (III)</li> <li>Clock speed vs. hop count</li> <li>M1 + 51 M1 + 52 M2 + 52 M3 + 53 M4 + 52 M3 + 54 M4 + 54</li> <li>Which one is better?</li> <li>Bandwidth utilization</li> <li>Latency</li> </ul>
Integration with bandwidth-conscious arbiter	Power
전 문서도 문가 있는 전 문서 문어	왕 전세대부를 전개하거분해 8 EUI-YOUNG(EY) CHUNG, Sep. 9 <sup>th</sup> , 2006

System level low power design	Flash memory from system perspective (I)
<ul> <li>Dynamic Power Management (DPM) and pynamic Voltage Scaling (DVS) are still popular research topics</li> <li>Adaptive DVS based on stochasitc approach</li> <li>Algorithm development</li> <li>Board-level implementation</li> <li>Video format extension for precise execution time estimation</li> <li>Decoding cost is included in video stream</li> <li>DPM / DVS for MP-SoC</li> <li>Considering interplay effect of processors</li> <li>Feasibility study of DPM + DVS</li> <li>Task partitioning with the consideration of DPM/DVS</li> </ul>	<ul> <li>Flash memory is getting popular</li> <li>NAND / NOR / OneNAND</li> <li>MMC, SD card,</li> <li>Hybrid-HDD</li> <li>SSD</li> <li>Flash + DRAM</li> <li>How can we utilize them efficiently?</li> <li>NAND vs. OneNAND</li> <li>Page access vs. random access</li> <li>Random access is possible by XIP (eXecute-In-Place)</li> <li>Transfer speed improvement for MMC, SD,</li> <li>Timing issue due to asynchronous feature of NAND</li> <li>PAD delay, PVT variations</li> </ul>
Operations     Sept 39     EUL-YOUNG(EY) CHUNG, Sept 39, 2006	U EUL-YOUNG(EY) CHUNG, Sep. 9", 2006
Flash memory from system perspective (11)	Flash memory from system perspective (III)
<section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item>         • Two ways to utilize NAND Flash         • Code shadowing         • Copy all pages to SRAM         • Demand paging         • Place necessary pages on SRAM         • Trade-off between SRAM size and performance</list-item></list-item></list-item></list-item></list-item></section-header></section-header></section-header></section-header>	<ul> <li>SRAM buuffers of OneNAND are treated as cache lines</li> <li>How to determine to put a page in a buffer or on-chip SRAM?</li> <li>Weight and the second seco</li></ul>
Summary	
<ul> <li>Focusing on SoC for portable devices</li> <li>On-chip communication architecture</li> <li>Low power</li> <li>Flash memory application</li> </ul>	

EUI-YOUNG(EY) CHUNG, Sep. 9th, 2006

- Collaboration is welcome
  - Similar research topics

844442 2722844
 844442 2722844
 844442
 84444
 84444
 84444
 84444
 84444
 84444
 84444
 84444
 84444
 84444
 8444
 8444
 8444
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844
 844

- Strength in RTL and physical design
- Strength in OS / Compiler





Litho Challenges are REAL	Recent Results I: DFM-Modeling
<ul> <li>193nm lithography will continue as the main chip manufacturing workhorse for at least 5-7 years (thanks to RET and immersion litho)</li> <li>45nm and even 32nm nodes</li> <li>IBM news (02/06) of 29.9nm pattern</li> <li>Nanolithography still many challenges</li> <li>EUVL, E-Beam, nano-imprint</li> <li>Live in deep sub-wavelength era</li> <li>On top of DSM challenges</li> <li>Has to be considered altogether</li> <li>Other DFM effects: CMP, VIA failure,</li> </ul>	<ul> <li>Variational lithography modeling and process-variation aware OPC [Yu+, DAC'05, DAC'06, SPIE'06]</li> <li>Ultra-fast litho-modeling with kernel decomposition and effective table lookup techniques</li> <li>Analytical VLIM for two key variations: focus/dosage</li> <li>Introduce a new concept for EPE: variational EPE for OPC</li> <li>Post-litho non-uniform gate modeling [Shi+, ICCAD'06]</li> <li>Existing equivalent gate length method has fundamental flaw: two different EGLs (on and off) hard to assign a priori</li> <li>Propose a new and more accurate, <i>current-based</i> method for unified modeling of timing and leakage.</li> <li>Accurate modeling/characterization =&gt; more accurate static/statistical timing/power analysis</li> <li>A new sparse-matrix formulation for SSTA which can handle arbitrary correlations [Ramalingam+, ICCAD'06]</li> </ul>
5	6









# Recent Results III: Variation-Tolerant Design

- Variation reduction => variation-tolerant
- Clock network is the most sensitive to variations
- First work on temperature aware clock optimization (TACO) [Cho+, ICCAD'05]
  - Introduced a new concept of merging diamond (instead of merging segment as used in DME)
  - Variation balancing
- Clock tree link insertion and optimization an affordable alternative to clock mesh [Rajaram+, ISPD'05, ISQED'06, ISPD'06]
  - > Incremental algorithm [ISQED'06]
  - > Buffered clock tree [ISPD'06]

13

# Recent Results IV: Design Closure

- DFM must be in context of DSM (design closure)
- Diffusion: a new paradigm for placement [DAC'05]
   Nice property: good "relative orders" maintained
  - Rice property: good relative orders' maintained
     Great results and adopted in industry (IBM)
- Another stable approach for placement migration computational geometry view [ICCAD'05]
   Delaunay-triangulation to model neighborhood structure
- A new LP-based incremental TDP [DAC'06]
  - Hybrid path- and net-based approach
  - Optimize the critical adjacency network (not just critical paths)
  - Average 20ps worst slack improvement on multi-gHz uP designs
- Sensitivity-based netweighting [ISPD'04, TCAD'05]
- Crosstalk noise map driven placement [ICCAD'05]

14

**Recent Results IV: Design Closure Diffusion-Based Placement**  Low power and thermal issues Voltage islands [Puri+, DAC'03] Power gating (sleep transistor) [ASPDAC'05] > A new analytical gate delay model for low-Vdd [ASPDAC'06] Thermal modeling for non-uniform conductivity [ISQED'06] Temperature aware clock optimization (TACO) [ICCAD'05] Femperature aware scan optimization [VTS'06] Mixed signal-SOC floorplanning [ASPDAC'06] Legalization Diffusion Initial placement from greedy alg. Based Placement > We introduced a novel concept of Block Preference Directed (illegal) [Ren+, DAC'05] Graph (BPDG) to model substrate noise in a VERY compact manner during floorplan evaluation > High fidelity with much more sophisticated model  $\frac{\partial d_{x,y}(t)}{\partial t} = D \nabla^2 d_{x,y}(t)$ Diffusion equation: > 60x speedup 15 16



- Holistic nanometer design + manufacturing closure
- Much more closer collaborations to break the redbrick wall
  - > Between different "camps": designer, CAD, process
  - Between academia and industry
  - CMOS and beyond-CMOS





Shigeru Yamashita Graduate School of Information Science, Nara Institute of Science and Technology ger@is.naist.jp

Contents •What is Quantum Computation? •What is Quantum Circuit Design? •Matrix Functions (MF) •Decision Diagram for MF (DDMF) •Quantum Circuit Design by DDMF





101 0

111

110 0 I

11

N 1 0 I

Ν

1 1

V

Ν

g = 1 and  $x_3 = 0$ 

g = 1 and  $x_3 = 1$ 



# THE ODYSSEY METHODOLOGY: ASIP-BASED DESIGN OF EMBEDDED SYSTEMS FROM OBJECT-ORIENTED SYSTEM-LEVEL MODELS<sup>1</sup>

### Maziar Goudarzi

System LSI Research Center Kyushu University, Fukuoka, Japan gudarzi@slrc.kyushu-u.ac.jp

# Abstract

The object-oriented design methodology has long been used by the software community. Although it is believed that the OO methodology has been inspired by the traditional style of hardware design (interconnecting several integrated circuits as black boxes each having a well-defined function and pin configuration for easy and independent replacement or upgrade), it has not been widely adapted in VLSI design. Many researchers have tried to simulate and synthesise hardware from object-oriented models, but the resulting languages and tools have remained in limited use. We believe that this has been due to (i) thinking of objects mainly as structural components, resulting in hardware-incompatible interpretation of essential OO features such as polymorphism and dynamic (de)allocation; (ii) too verbose languages and cumbersome modelling styles, negatively affecting practicality of the approach; (iii) unacceptable area/power overhead, questioning suitability of the OO methodology for VLSI design; (iv) nonexistent or unclear path toward system (i.e. mixed hardware and software) implementations, limiting the approach only to hardware where the primary issue is performance not the extendibility, flexibility and maintainability that OO offers; (v) designers' reluctance to learn and use the OO modelling paradigm.

In this work, we introduce the ODYSSEY methodology for the design of embedded hardware-software systems. ODYSSEY directly addresses the above first four issues and leaves the fifth to the technology trend: we believe (and contemporary evidence confirms) that the VLSI design community shall move to system-level design where the design team will consist of "system-designers", not two collaborating teams of "hardware designers" and "software designers"; such system designers shall be closer to today software designers and more sympathetic to OO techniques.

ODYSSEY targets embedded "systems", not merely "hardware", and gives special attention to "software" that nowadays accounts for 80% of embedded systems development cost. Traditionally, the "hardware" has been the primary element in embedded system development; the "software" has been later adapted to the available hardware components and interface. ODYSSEY suggests the other way around: "software" should be the primary issue and the "hardware" must be designed such that the software can easily and effectively use it. To accomplish this, we introduce "Object-Oriented Application-Specific Instruction Processor", or OO-ASIP [2], which abstractly represents a processor whose instruction-set consists of methods of the class library which is used to develop the software; this identifies a class library with an OO-ASIP while a larger class library can be partitioned to an OO-ASIP and the program for it, and consequently, when the class library is augmented for future related applications, the same OO-ASIP can still serve the new ones. Moreover, the OO-ASIP instructions can even be "virtual methods" that may despatch to different implementations (including software implementations) according to the run-time class of the called object. This feature (*i*) allows the instruction-set to be extended without introducing new opcodes and hence without modifying the instruction-decoding circuitry; (*ii*) allows faulty method implementations to be overridden by software patches.

In this work we investigate (*i*) how the OO-ASIP conceptually provides a close coupling between hardware- and software-design; (*ii*) practical effects of this linkage on embedded system development time and cost, especially for a family of similar systems; and finally (*iii*) various platform architectures improving hardware features of the OO-ASIP such as area, power, and performance; this specifically includes a Network-on-Chip platform that realises virtual-method dispatch for no extra hardware and hence

<sup>&</sup>lt;sup>1</sup> This work [1] was done when the author was with Department of Computer Engineering, Sharif University of Technology, Tehran, I.R.Iran.

imposes no overhead [3]; this addresses the most critical shortcoming, i.e. polymorphism overhead, that all previous approaches to OO VLSI design have suffered from.

We implement a prototype tool chain for our ODYSSEY methodology [4] and present experimental results arising from implementing some real systems using this methodology [5-7]. As typically expected in hardware-software co-designs, for a *single* given application we achieve area/power/performance figures somewhere in between full-hardware and full-software implementations but the design-effort and design-time may be closer to the full-hardware one; however, for a *family of related applications* (such as a generation of incrementally enhancing products typically seen in consumer electronics), the methodology shows its advantage and achieves near-to-full-software total cost and time-to-market, in addition to providing the ease of development and maintenance offered by the OO techniques; this is achieved since the OO-ASIP designed for the first member of the family is reusable for the rest of them quite in the same way that the class library designed for that first member is reusable to model the rest.

Furthermore, this work opens up the way to revisit computer organization components so as to propose customisations enabled by the fact that solely OO software is to be run in this system. One such proposal is a customised prefetching policy for data cache to increase hit ratio [8]. Since the processor is aware of the class method to be run next, and the sets of data elements that the method accesses is also known, these data can be prefetched by hardware [9,10] without the overhead associated with software-directed prefetching policies.

Research on incorporating IP cores in the OO-ASIP design flow, on automatically generating efficient co-simulation models at various and mixed abstraction levels, on investigating theory and implementation for multi-OO-ASIP and multi-processor-core implementations, and on test and fault-tolerance techniques [11] for OO-ASIP-based systems is going on in Department of Computer Engineering at Sharif University of Technology.

#### References

- [1] M. Goudarzi, "The ODYSSEY Methodology: ASIP-Based Design of Embedded Systems from Object-Oriented System-Level Models," PhD Thesis, Sharif University of Technology, June 2005.
- [2] M. Goudarzi, S. Hessabi, A. Mycroft, "Object-Oriented Embedded System Development Based on Synthesis and Reuse of OO-ASIPs," *Journal of Universal Computer Science*, vol. 10, no. 9, pp. 1123-1155.
- [3] M. Goudarzi, S. Hessabi, A. Mycroft, "No-Overhead Polymorphism in Network-on-Chip Implementation of Object-Oriented Models," Proc. Of *Design Automation and Test in Europe* (*DATE*'04), Paris, February 2004.
- [4] M. Goudarzi, S. Hessabi, "The ODYSSEY Tool-Set for System-Level Synthesis of Object-Oriented Models," in Proc. of SAMOS V: Embedded Computer Systems: Architectures, MOdeling, and Simulation, Greece, Springer-Verlag LNCS 3553, pp. 394-403, July 2005.
- [5] M. Najafvand, "Design and Implementation of an OO-ASIP for JPEG Decompression," MSc Thesis, Sharif University of Technology, 2006.
- [6] N. MohammadZadeh, "Extending a JPEG OO-ASIP to Implement MPEG2 Decoding," MSc Thesis, Sharif University of Technology, 2006.
- [7] N. MohammadZadeh, S. Hessabi, M. Goudarzi, "Software Implementation of MPEG2 Decoder on an ASIP JPEG Processor," Proc. of *International Conference on Microelectronics (ICM'05)*, Islamabad, Pakistan, December 2005.
- [8] M. Goudarzi, S. Hessabi, A. Mycroft, "Object-aware Cache: Higher Cache Hit-ratio in an Object-Oriented ASIP", Proc. of *IEEE Canadian Conference on Electrical and Computer Engineering* (CCECE'04), Ontario, Canada, May 2004.
- [9] M. Modarressi, M. Goudarzi, S. Hessabi, "Application-Specific Hardware-Driven Prefetching To Improve Data Cache Performance," Proc. of Asia-Pacific Computer System Architecture Conference (ACSAC'05), Singapore, Springer-Verlag LNCS, October 2005.
- [10] M. Modarressi, M. Goudarzi, S. Hessabi, "A Table-Based Application-Specific Prefetch Engine for Object-Oriented Embedded Systems," Proc. of *IEEE IC-SAMOS conference*, Greece, 2006.
- [11] S. Hessabi, A.M. Gharehbaghi, B. Hamdin Yaran, M. Goudarzi, "Integrating Assertion-Based Verification into System-Level Synthesis Methodology," Proc. of *International Conference on Microelectronics (ICM'04)*, pp. 232-235, Tunisia, December 2004.



# A RECONFIGURABLE FUNCTIONAL UNIT FOR AN ADAPTIVE DYNAMIC EXTENSIBLE PROCESSOR

Hamid Noori, Farhad Mehdipour, Kazuaki Murakami and Koji Inoue

Department of Informatics, Graduate School of Information of Science and Electrical Engineering, Kyushu University

### 1. INTRODUCTION

One method for providing enhanced performance is application-specific instruction set extension. In this method, the critical portions of an application's dataflow graph (DFG) can be accelerated by mapping them to custom functional units. Instruction set extension improves performance and also maintains a degree of system programmability, which enables them to be utilized with more flexibility. The main problem with this method is that there are significant non-recurring engineering costs associated with their implementation.

In our approach, an Adaptive dynaMic extensiBlE processoR (AMBER) is presented in which the custom instructions (CIs) are adapted to the target applications and generated after chip-fabrication, fully transparently and automatically. This approach reduces the design time and cost drastically. Our CIs are generated by exploiting the HBBs. An HBB is a basic block that is executed more than a given threshold. We propose an RFU to support a wide range of generated CIs. Our 8-input, 6-output RFU is a coarse grain accelerator based on a matrix of functional units (FUs). It is tightly coupled with the base processor. In this method, there is no need to add extra opcodes for CIs, develop a new compiler, change the source code and recompile it.

#### 2. GENERAL OVERVIEW OF AMBER ARCHITECTURE

AMBER has been developed by integrating a base processor (4-issue in-order RISC processor) with a reconfigurable functional unit (RFU) (Fig.1). AMBER has two operation modes: *training mode* and *normal mode*.

#### 3. TOOL FLOW

We followed a quantitative approach by applying the flow in Fig. 2 for designing RFU, using 22 applications of Mibench [12]. Simplescalar [13] was utilized as our simulator.

#### 4. PROPOSED ARCHITECTURE

Fig. 3 depicts our proposed architecture for the RFU. It has eight inputs and 6 outputs.



Fig. 1. Integrating RFU with the base processor





Fig. 3. Optimized RFU architecture

#### 5. EXPERIMENTAL RESULTS



Fig. 4. Speedup for some of Mibench applications