作成者 |
|
|
|
|
|
|
|
|
|
本文言語 |
|
出版者 |
|
発行日 |
|
収録物名 |
|
収録物名 |
|
開始ページ |
|
終了ページ |
|
出版タイプ |
|
アクセス権 |
|
JaLC DOI |
|
関連DOI |
|
|
関連URI |
|
|
関連情報 |
|
|
概要 |
This paper describes SysteMorph, a feedback directed dynamic, online and adaptive hardware/instruction set architecture (ISA)/software co-optimization technology. The technology enables to optimize pe...rformance, power, and consumption energy for a system dynamically. We describe SysteMorph’s elemental technologies those are an online profiling, a dynamic adaptive optimization and a smart hardware. Functionality Morphing is one of the SysteMorph implementations for a system which consists of processor and reconfigurable logic. It reconfigures hardware dynamically then rewrites software to utilize the reconfigured hardware online. We demonstrated the SysteMorph on a reconfigurable processor by implementing Functionality Morphing. Online profiling, online synthesis, and binary rewriting are implemented and verified on the prototypal system. Then we propose a processor suitable implementing SysteMorph using a VLIW execution unit.続きを見る
|