| 作成者 |
|
|
|
|
|
| 本文言語 |
|
| 出版者 |
|
| 発行日 |
|
| 収録物名 |
|
| 収録物名 |
|
| 開始ページ |
|
| 終了ページ |
|
| 出版タイプ |
|
| アクセス権 |
|
| JaLC DOI |
|
| 関連情報 |
|
|
|
| 概要 |
In this paper, we introduce a design method for a low power digital baseband processing circuit. In particular, we focus on a digital FIR(Finite Impulse Response) filter that is a part of the digital ...baseband processing. Because the digital filter contains large power consuming components, such as adders and multipliers. We propose a design method to reduce power consumption of the digital FIR filter circuit by optimizing bitwidth of inputs of the mutipliers and the adders. We found that the power consumption and the circuit area of digital FIR filter circuit designed by our approach are about 82.8 % reduction and 67.3 % reduction compared with the digital filter whose coefficient is designed in 16-bit.続きを見る
|
Mendeley出力
tarumi03_2