<会議発表論文>
A Single Cycle Accessible Two-Level Cache Architecture for Reducing the Energy Consumption of Embedded Systems

作成者
本文言語
発行日
収録物名
収録物名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 Employing a small L0-cache between anMPU core and an L1-cache is one of the most promising approaches for reducing the energy consumption of memory subsystems. Since the L0-cache is small, if there is... a hit, the energy consumption will be reduced. On the other hand, if there is a miss, one extra cycle is required to access the L1-cache. This leads to a degradation of the processor performance. For resolving this problem, a Single cycle accessible Two-level Cache (STC) architecture is proposed in this paper. This architecture makes it possible to access to both the L0 and the L1 caches from an MPU core in a cycle. Experiments using several benchmark programs demonstrate that the STC architecture reduces the energy consumption of memory subsystems by 13% without any performance degradation compared to the best results obtained by previous approaches.続きを見る

本文情報を非表示

seiichirou08_2 pdf 673 KB 133  

詳細

レコードID
査読有無
関連情報
主題
注記
タイプ
登録日 2009.04.22
更新日 2020.11.27

この資料を見た人はこんな資料も見ています