<会議発表論文>
Simultaneous optimization of memory configuration and code allocation for low power embedded systems

作成者
本文言語
出版者
発行日
収録物名
収録物名
開始ページ
終了ページ
出版タイプ
アクセス権
関連URI
概要 This paper proposes a hybrid memory architecture which consists of the following two regions; 1) a dynamic power conscious region which uses low Vdd and Vth and 2) a static power conscious region whic...h uses high Vdd and Vth. This paper also proposes an optimization problem for finding the optimal memory division ratio, the code allocation, ²ratio and Vdd so as to minimize the total power consumption of the memory under constraints of static noise margin (SNM), memory access delay and area overhead. Experimental results demonstrate that the total power consumption can be reduced by 50.8% with 7.7% memory array area overhead without degradations of SNM and access delay.続きを見る

本文情報を非表示

matsumura08_1 pdf 177 KB 103  

詳細

レコードID
査読有無
関連情報
主題
ISBN
DOI
注記
タイプ
登録日 2009.04.22
更新日 2019.02.26

この資料を見た人はこんな資料も見ています