<会議発表論文>
System-Level Techniques for Estimating and Reducing Energy Consumption in Real-Time Embedded Systems

作成者
本文言語
発行日
収録物名
収録物名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 Energy consumption is a fundamental barrier in taking full advantage of today and future semiconductor manufacturing technologies. We present our recent research activities and results on estimating a...nd reducing dynamic and static energy under realtime constraints in embedded systems. This includes techniques and tools for (i) estimating instantaneous energy consumption of embedded processors during an application execution, (ii) reducing energy consumption by optimally mapping functions and data items to the scratch-pad memory (SPM), the cacheable, and noncacheable memory regions of the processor memory space, (iii) reducing the energy consumption of SPM by partitioning it into two sections with different dynamic vs. static power dissipations, (iv) reducing leakage energy in instruction cache memories by taking advantage of value-dependence of SRAM leakage due to within-die Vth variation, (v) choosing higher threshold voltage and compensating the delay-violating cache-lines by additional cache ways, and (vi) reducing energy of the logic-part of processor cores by statically implementing multiple same-ISA cores with different energy and performance characteristics.続きを見る

本文情報を非表示

ishihara07_1 pdf 213 KB 113  

詳細

レコードID
査読有無
関連情報
主題
注記
タイプ
登録日 2009.04.22
更新日 2017.06.19