<会議発表論文>
Development of PPRAM-Link Interface (PLIF) IP Core for High-Speed Inter-SoC Communication

作成者
本文言語
発行日
収録物名
収録物名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 We are proposing “PPRAM-Link”: a new highspeed communication standard for merged-DRAM/logic SoC architecture. PPRAM-Link standard is composed of physical/logical layers and an API for the upper softwa...re layer, which are standardized by PPRAM Consortium. We developed a PPRAM-Link Interface IP family, or ‘PLIF Core” that realizes logical protocols necessary for subaction-level communications, and it can be applied to various applicatioss. In addition, we designed an FPGA-based PCI-to-PPRAM-Link board for inter-PC/WS communications.続きを見る

本文情報を非表示

Okuma3 pdf 93.2 KB 50  

詳細

レコードID
査読有無
関連情報
注記
タイプ
登録日 2009.04.22
更新日 2017.06.07