<会議発表論文>
Exploiting Input Variations for Energy Reduction

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 The deep submicron semiconductor technologies will make the worst-case design impossible, since they can not provide design margins that it requires. Research directions should go to typical-case desi...gn methodologies, where designers are focusing on typical cases rather than worrying about very rare worst cases. They enable to eliminate design margins as well as to tolerate parameter variations. We are investigating canary logic, which we proposed as a promising technique that enables the typical-case design. Currently, we utilize the canary logic for power reduction by exploiting input variations, and its potential of 30% power reduction in adders has been estimated at gate-level simulations. In this paper, we evaluate how canary logic is effective for power reduction of the entire microprocessor and find 9% energy reduction.続きを見る

本文情報を非表示

sato07_5 pdf 247 KB 114  

詳細

レコードID
査読有無
権利関係
関連情報
関連情報
主題
ISSN
ISBN
DOI
注記
タイプ
登録日 2009.04.22
更新日 2017.06.07