<会議発表論文>
Concerns about High Functionality IP Cores in a System with Functional Redundancy

作成者
本文言語
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 This paper discusses the impact of the use of high functionality IP cores on software development for a system designed with Functional Redundancy. Functional Redundancy is a novel approach for system... design which aims at shortening TAT (Turn Around Time) for SoC designs and allowing dynamic exchange of system’s characteristics of power consumption and performance. It is based on having different implementation instances of circuits with same functionality, but with different performance-energy consumption characteristics, in the same chip. An RTOS aware of the functional redundancy present in the circuit will make the dispatch of instructions to the highest performance or to the lowest power consuming IP core, according to the system load, thus, obtaining minimum power consumption while meeting performance requirements. Problems related with IP cores’ level of functionality and its applicability to Functional Redundancy design approach are also discussed.続きを見る

本文情報を非表示

Victor1 pdf 228 KB 48  

詳細

レコードID
査読有無
関連情報
主題
注記
タイプ
登録日 2009.04.22
更新日 2017.06.06