<学術雑誌論文>
Dynamically Variable Line-Size Cache Architecture for Merged DRAM/Logic LSIs

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 This paper proposes a novel cache architecture suitable for merged DRAM/logic LSIs, which is called "dynamically variable line-size cache(D-VLS cache)." The D-VLS cache can optimize its line-size acco...rding to the characteristic of programs, and attempts to improve the performance by exploiting the high on-chip memory bandwidth on merged DRAM/logic LSIs appropriately. In our evaluation, it is observed that an average memory-access time improvement achieved by a direct-mapped D-VLS cache is about 20% compared to a conventional direct-mapped cache with fixed 32-byte lines. This performance improvement is better than that of a doubled-size conventional direct-mapped cache.続きを見る

本文情報を非表示

Inoue3 pdf 521 KB 116  

詳細

レコードID
査読有無
関連情報
主題
ISSN
NCID
タイプ
登録日 2009.04.22
更新日 2017.06.06