<会議発表論文>
Handling Control Data Flow Graphs for a Tightly Coupled Reconfigurable Accelerator

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 In an embedded system including a base processor integrated with a tightly coupled accelerator, extracting frequently executed portions of the code (hot portion) and executing their corresponding data... flow graph (DFG) on the accelerator brings about more speedup. In this paper, we intend to present our motivations for handling control instructions in DFGs and extending them to Control DFGs (CDFGs). In addition, basic requirements for an accelerator with conditional execution support are proposed. Moreover, some algorithms are presented for temporal partitioning of CDFGs considering the target accelerator architectural specifications. To show the effectiveness of the proposed ideas, we applied them to the accelerator of an extensible processor called AMBER. Experimental results represent the effectiveness of covering control instructions and using CDFGs versus DFGs.続きを見る

本文情報を非表示

hamid07_2 pdf 341 KB 33  

詳細

レコードID
査読有無
権利関係
関連情報
関連情報
主題
DOI
注記
タイプ
登録日 2009.04.22
更新日 2017.03.22