<会議発表論文>
Generating and Executing Multi-Exit Custom Instructions for an Adaptive Extensible Processor

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
出版タイプ
アクセス権
JaLC DOI
概要 To improve the performance of embedded processors, an effective technique is collapsing critical computation subgraphs as application-specific instruction set extensions and executing them on custom f...unctional units. The problems of this approach are immense cost and long time of designing. To address these issues, an adaptive extensible processor was proposed in which custom instructions (CIs) are generated and added after chip-fabrication. To support this feature, custom functional units are replaced by a reconfigurable matrix of functional units with the capability of conditional execution. Unlike previous proposed CIs, it can include multiple exits. Experimental results show that multi-exit CIs enhance the performance by 46% in average compared to CIs limited to one basic block. A maximum speedup of 2.89 compared to a 4-issue in-order RISC processor, and a speedup of 1.66 in average, was achieved on MiBench benchmark suite.続きを見る

本文情報を非表示

hamid07_1 pdf 324 KB 26  

詳細

レコードID
査読有無
権利関係
関連情報
関連情報
主題
ISBN
DOI
タイプ
登録日 2009.04.22
更新日 2017.03.22