<会議発表論文>
An Integrated Temporal Partitioning and Mapping Framework for Handling Custom Instructions on a Reconfigurable Functional Unit

作成者
本文言語
出版者
発行日
収録物名
収録物名
開始ページ
終了ページ
出版タイプ
アクセス権
JaLC DOI
概要 Extensible processors allow customization for an application by extending the core instruction set architecture. Extracting appropriate custom instructions is an important phase for implementing an ap...plication on an extensible processor with a reconfigurable functional unit. Custom instructions (CIs) usually are extracted from critical portions of applications. This paper presents approaches for CI generation with respect to the RFU constraints to improve speedup of the extensible processor. First, our proposed RFU architecture for an adaptive dynamic extensible processor called AMBER is described. Then, an integrated temporal partitioning and mapping framework is presented to partition and map the CIs on the RFU. In this framework, a mapping aware temporal partitioning algorithm is used to generate CIs which are mappable on the RFU. Temporal partitioning iterates and modifies partitions incrementally to generate CIs. In addition, a mapping algorithm is presented which supports CIs with critical path length more than the RFU depth.続きを見る

本文情報を非表示

farhad06_3 pdf 316 KB 58  

詳細

レコードID
査読有無
関連情報
NCID
タイプ
登録日 2009.04.22
更新日 2017.03.21