<会議発表論文>
A Preliminary Evaluation of Timing-Speculative Instruction Collapsing

作成者
本文言語
発行日
雑誌名
出版タイプ
アクセス権
JaLC DOI
概要 The deep submicron semiconductor technologies will make the worst-case design impossible, since they can not provide design margins that it requires. We are investigating a typical-case design methodo...logy, which we call the Constructive Timing Violation (CTV). This paper extends the CTV concept to collapse dependent instructions, resulting in performance improvement and power reduction. Based on detailed simulations, we find the proposed mechanism effectively collapses dependent instructions.続きを見る

本文情報を非表示

sato05_1 pdf 305 KB 47  

詳細

レコードID
査読有無
関連情報
注記
タイプ
登録日 2009.04.22
更新日 2017.03.21