<会議発表論文>
Improving Instruction Issue Bandwidth for Concurrent Error-Detecting Processors

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
JaLC DOI
概要 Soft error tolerance is a hot research topic for modern microprocessors. We have been investigating soft error tolerance microarchitecture, RED, which exploits time redundancy to achieve soft error to...lerance without requiring prohibitive additional hardware resources. Unfortunately, our previous study unveiled that a RED-based processor suffers severe performance penalty. We guess that it comes from the reduction in effective instruction issue queue (ISQ) capacity. Since RED uses a register update unit (RUU), which combines an ISQ and a reorder buffer (ROB) into a single structure, redundant instructions occupy the ISQ. Actually, contemporary microprocessors use a dedicated ISQ, which is decoupled from the ROB rather than the RUU. In this paper, in order to reduce the performance penalty, we adopt RED into ROBbased microprocessors. We reduce the penalty from 17.4% to 12.4% and from 23.9% to 18.3% for integer and floating-point programs, respectively. Keywords: microprocessors, soft errors, transient errors, dependable processors, fault tolerance続きを見る

本文情報を非表示

sato05_3 pdf 192 KB 34  

詳細

レコードID
査読有無
関連情報
タイプ
登録日 2009.04.22
更新日 2017.03.21