<会議発表論文>
A Cache-Defect-Aware Code Placement Algorithm for Improving the Performance of Processors

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
JaLC DOI
概要 Yield improvement through exploiting fault-free sections of defective chips is a well-known technique [1][2]. The idea is to partition the circuitry of a chip in a way that faultfree sections can func...tion independently. Many fault tolerant techniques for improving the yield of processors with a cache memory have been proposed [3][4][5]. In this paper, we propose a defect-aware code placement technique which offsets the performance degradation of a processor with a defective cache memory. To the best of our knowledge, this is the first compiler-based technique which offsets the performance degradation due to cache defects. Experiments demonstrate that the technique can compensate the performance degradation even when 5% of cache lines are faulty. In some cases the technique was able to offset the impact even in presence of 25% faulty cache-lines.続きを見る

本文情報を非表示

ishihara05_4 pdf 294 KB 44  

詳細

レコードID
査読有無
関連情報
タイプ
登録日 2009.04.22
更新日 2017.03.21