<会議発表論文>
A Low Power I-Cache Design with Tag-Comparison Reuse

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 This paper reports design and evaluation results of a low-energy I-cache architecture, called history-based tagcomparison (HBTC) cache. The HBTC cache attempts to re-use tag-comparison results to dete...ct and eliminate unnecessary memory-array activations. We have performed cycle accurate simulations, and have designed an SRAM core based on a 0.18 $ mu m $ CMOS technology. As a result, it has been observed that the HBTC approach can achieve 60% of energy reduction, with only 0.3% performance degradation, compared to a conventional cache. Furthermore, we have also evaluated the potential of the HBTC cache by combining with other low-energy techniques.続きを見る

本文情報を非表示

inoue04_4 pdf 426 KB 40  

詳細

レコードID
査読有無
関連情報
タイプ
登録日 2009.04.22
更新日 2017.03.16