<会議発表論文>
A digital filter optimization method for low power digital wireless communication system

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
JaLC DOI
概要 In this paper, we introduce a design method for a low power digital baseband processing circuit. In particular, we focus on a digital FIR(Finite Impulse Response) filter that is a part of the digital ...baseband processing. Because the digital filter contains large power consuming components, such as adders and multipliers. We propose a design method to reduce power consumption of the digital FIR filter circuit by optimizing bitwidth of inputs of the mutipliers and the adders. We found that the power consumption and the circuit area of digital FIR filter circuit designed by our approach are about 82.8 % reduction and 67.3 % reduction compared with the digital filter whose coefficient is designed in 16-bit.続きを見る

本文情報を非表示

tarumi03_2 pdf 60.5 KB 56  

詳細

レコードID
査読有無
関連情報
タイプ
登録日 2009.04.22
更新日 2017.03.09