<会議発表論文>
Reducing Dynamic Power and Leakage Power for Embedded Systems

作成者
本文言語
出版者
発行日
収録物名
収録物名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 This paper presents a system-level technique for embedded processor-based systems targeting both dynamic power and leakage power reduction using datapath width optimization. By means of tuning the des...ign parameter, datapath width tailored to a given application requirements, the processors and memories are optimized resulting in significant power reduction, not only for dynamic power but also for leakage power. In our experiments for several real embedded applications, power reduction without performance penalty is reported range from about 14.5% to 59.2% of dynamic power, and 21.5% to 66.2% of leakage power.続きを見る

本文情報を非表示

cao02_6 pdf 856 KB 132  

詳細

レコードID
査読有無
関連情報
NCID
タイプ
登録日 2009.04.22
更新日 2017.02.24

この資料を見た人はこんな資料も見ています