<会議発表論文>
An Efficient Exploration Scheme for Datapath Width Optimization of Embedded Processor Systems

作成者
本文言語
出版者
発行日
雑誌名
雑誌名
開始ページ
終了ページ
出版タイプ
アクセス権
概要 Datapath width optimization is very effective for designing a custom-made processor system with low cost and less power/energy consumption. However, to determine an optimal value of datapath width, de...signers need to iteratively work on a number of customizations which results in a long design time. In order to reduce design time, we propose an efficient scheme for reducing the design exploration space for the optimization. Through a single-pass simulation for a reference customization and a model for estimating and evaluating performance, reduction in design exploration space can be achieved. Experimental results show that substantial reduction in design exploration space is possible.続きを見る

本文情報を非表示

Uddin01_1 pdf 76.5 KB 37  

詳細

レコードID
査読有無
関連情報
主題
ISSN
タイプ
登録日 2009.04.22
更新日 2017.01.25