<journal article>
Improving Performance and Energy Saving in a Reconfigurable Processor via Accelerating Control Data Flow Graphs

Creator
Language
Publisher
Date
Source Title
Source Title
Vol
Issue
First Page
Last Page
Publication Type
Access Rights
Related DOI
Related DOI
Related URI
Related URI
Related HDL
Relation
Abstract Extracting frequently executed (hot) portions of the application and executing their corresponding data flow graph (DFG) on the hardware accelerator brings about more speedup and energy saving for emb...edded systems comprising a base processor integrated with a tightly coupled accelerator. Extending DFGs to support control instructions and using Control DFGs (CDFGs) instead of DFGs results in more coverage of application code portion are being accelerated hence, more speedup and energy saving. In this paper, motivations for extending DFGs to CDFGs and handling control instructions are introduced. In addition, basic requirements for an accelerator with conditional execution support are proposed. Then, two algorithms are presented for temporal partitioning of CDFGs considering the target accelerator architectural constraints. To demonstrate effectiveness of the proposed ideas, they are applied to the accelerator of a reconfigurable processor called AMBER. Experimental results approve the remarkable effectiveness of covering control instructions and using CDFGs versus DFGs in the aspects of performance and energy reduction.show more

Hide fulltext details.

pdf farhad07_4 pdf 384 KB 319  

Details

Record ID
Peer-Reviewed
Related URI
Subject Terms
ISSN
Type
Created Date 2009.04.22
Modified Date 2020.11.02

People who viewed this item also viewed