<conference paper>
Reducing Dynamic Power and Leakage Power for Embedded Systems

Creator
Language
Publisher
Date
Source Title
Source Title
First Page
Last Page
Publication Type
Access Rights
Related DOI
Related URI
Relation
Abstract This paper presents a system-level technique for embedded processor-based systems targeting both dynamic power and leakage power reduction using datapath width optimization. By means of tuning the des...ign parameter, datapath width tailored to a given application requirements, the processors and memories are optimized resulting in significant power reduction, not only for dynamic power but also for leakage power. In our experiments for several real embedded applications, power reduction without performance penalty is reported range from about 14.5% to 59.2% of dynamic power, and 21.5% to 66.2% of leakage power.show more

Hide fulltext details.

pdf cao02_6 pdf 856 KB 391  

Details

Record ID
Peer-Reviewed
NCID
Type
Created Date 2009.04.22
Modified Date 2020.10.13

People who viewed this item also viewed