Creator |
|
|
|
|
Language |
|
Publisher |
|
Date |
|
Source Title |
|
Vol |
|
First Page |
|
Last Page |
|
Publication Type |
|
Access Rights |
|
Rights |
|
Related DOI |
|
Related DOI |
|
|
Related URI |
|
|
Related URI |
|
Related HDL |
|
Relation |
|
|
Abstract |
In this paper, we introduce the Datarol-II processor, that can efficiently execute a fine-grain multi-thread program, called Datarol. In order to achieve the efficient multi-thread execution by reduci...ng context switching overhead, we introduce an implicit register load/store mechanism in the execution pipeline. A two-level hierarchical memory system is also introduced in order to reduce memory access latency. The simulation results show that the Datarol-II processor can tolerate remote memory access latencies and execute a fine-grain multi-thread program efficiently.show more
|