| Creator |
|
|
|
|
|
|
|
|
|
| Language |
|
| Date |
|
| Source Title |
|
| Publication Type |
|
| Access Rights |
|
| Related DOI |
|
|
|
| Related URI |
|
|
|
| Relation |
|
|
|
| Abstract |
Hardware accelerators integrating to general purpose processors (GPPs) are increasingly employed to achieve lower power consumption and higher processing speed. However due to impact of memory-wall pr...oblem, this kind of acceleration does not always achieve a demanded performance. To resolve this issue, a Large-Scale Reconfigurable Data-Path (LSRDP) has been proposed which is able to reduce the required memory bandwidth. Since the LSRDP consists of a large number of Processing Elements (PEs), it can otentially achieve a very high performance. To take advantages of the LSRDP architecture, a proper implementation for the target application is essential requirement. In this paper, three ways for implementing applications are introduced which include primitive implementation, software optimized version and software optimized with additional memory access controller hardware to decrease the amount of redundant data transfer. Our experimental results reveal about 100 smaller execution time on the LSRDP compared with GPP when the proposed optimization ideas are developed.show more
|
Export Mendeley
kataoka10_1