<departmental bulletin paper>
A Preprocessing Method for the SAT Solver PCMGTP on FPGA

Creator
Language
Publisher
Date
Source Title
Vol
Issue
First Page
Last Page
Publication Type
Access Rights
JaLC DOI
Related DOI
Related URI
Relation
Abstract This paper describes a preprocessing method for the SAT solver PCMGTP implemented on an FPGA chip. In PCMGTP, each problem is transformed into an HDL code so as to solve the problem directly on an FPG...A. It is time consuming to compile an HDL code to a hardware circuit for the FPGA, while its deduction is at speed. Preprocessing SAT problems can sometimes reduce their search space and size considerably. Applying the preprocessing method to SAT problems not only decreases runtime for solving them, but also reduces their circuit size and compilation time. Experimental results show significant performance in solving some benchmark SAT problems.show more

Hide fulltext details.

pdf p109 pdf 698 KB 250  

Details

PISSN
EISSN
NCID
Record ID
Peer-Reviewed
Subject Terms
Created Date 2015.06.19
Modified Date 2020.11.17

People who viewed this item also viewed