| 作成者 |
|
|
|
|
|
|
|
| 本文言語 |
|
| 出版者 |
|
|
|
| 発行日 |
|
| 収録物名 |
|
| 巻 |
|
| 号 |
|
| 開始ページ |
|
| 終了ページ |
|
| 出版タイプ |
|
| アクセス権 |
|
| JaLC DOI |
|
| 関連DOI |
|
| 関連URI |
|
| 関連情報 |
|
| 概要 |
This paper describes a preprocessing method for the SAT solver PCMGTP implemented on an FPGA chip. In PCMGTP, each problem is transformed into an HDL code so as to solve the problem directly on an FPG...A. It is time consuming to compile an HDL code to a hardware circuit for the FPGA, while its deduction is at speed. Preprocessing SAT problems can sometimes reduce their search space and size considerably. Applying the preprocessing method to SAT problems not only decreases runtime for solving them, but also reduces their circuit size and compilation time. Experimental results show significant performance in solving some benchmark SAT problems.続きを見る
|
Mendeley出力
