Export

Link to this page

Please use this URL for citations.

Search Other Services

Statistics

  • Access to this page：3,711 times

＜conference paper＞
Performance Evaluation of a Reconfigurable Instruction Set Processor

Creator
Creator Name
Mehdipour, Farhad
Affiliation
Affiliation Name
Research Institute for Information Technology，Kyushu University
Creator Name
Noori, Hamid
Affiliation
Affiliation Name
Institute of Systems, Information Technologies and Nanotechnologies
Author PID
K002790
Creator Name
Honda, Hiroaki
本田, 宏明
ホンダ, ヒロアキ
Affiliation
Affiliation Name
Institute of Systems, Information Technologies and Nanotechnologies
財団法人九州先端科学技術研究所
Author PID
K002613
Creator Name
Inoue, Koji
井上, 弘士
イノウエ, コウジ
Affiliation
Affiliation Name
Department of Informatics, Kyushu University
九州大学大学院システム情報科学研究院
Author PID
K000171
Creator Name
Murakami, Kazuaki
村上, 和彰
ムラカミ, カズアキ
Affiliation
Affiliation Name
Department of Informatics, Kyushu University
九州大学大学院システム情報科学研究院
Language
English
Date
2008-11-25
Source Title
Proceedings of International SoC Design Conference
Source Title
SLRC Papers Database
Vol
2008
First Page
184
Last Page
187
Publication Type
Accepted Manuscript
Access Rights
open access
Related DOI
Proceedings of International SoC Design Conference || 2008 || p184-187
http://www.slrc.kyushu-u.ac.jp/index-j.html
Related URI
Proceedings of International SoC Design Conference || 2008 || p184-187
http://www.slrc.kyushu-u.ac.jp/index-j.html
Relation
Proceedings of International SoC Design Conference || 2008 || p184-187
http://www.slrc.kyushu-u.ac.jp/index-j.html
Abstract Performance evaluation is a serious challenge in designing or optimizing reconfigurable instruction set processors. A combined analytical and simulation-based model (CAnSO.) is proposed and validated ...for performance evaluation of a typical reconfigurable instruction set processor. The proposed model consists of an analytical core that incorporates statistics gathered from cycleaccurate simulation to make a reasonable evaluation. CAnSO has clear speed advantages and compared to cycle-accurate simulation, it proves almost 2% variation in the speedup measurement.show more

Hide fulltext details.

pdf farhad08_2 pdf 265 KB 356  

Details

Record ID
12510
Peer-Reviewed
Refereed
Subject Terms
Reconfigurable instruction set processors
analytical modeling
performance evaluation
Notes
International SoC Design Conference (ISOCC 2008) : November 24-25, 2008 : Busan, Korea
Type
会議発表論文
Created Date 2009.04.22
Modified Date 2020.11.17

People who viewed this item also viewed