<conference paper>
Simultaneous optimization of memory configuration and code allocation for low power embedded systems

Creator
Language
Publisher
Date
Source Title
Source Title
First Page
Last Page
Publication Type
Access Rights
Related DOI
Related DOI
Related URI
Related URI
Related HDL
Relation
Abstract This paper proposes a hybrid memory architecture which consists of the following two regions; 1) a dynamic power conscious region which uses low Vdd and Vth and 2) a static power conscious region whic...h uses high Vdd and Vth. This paper also proposes an optimization problem for finding the optimal memory division ratio, the code allocation, ²ratio and Vdd so as to minimize the total power consumption of the memory under constraints of static noise margin (SNM), memory access delay and area overhead. Experimental results demonstrate that the total power consumption can be reduced by 50.8% with 7.7% memory array area overhead without degradations of SNM and access delay.show more

Hide fulltext details.

pdf matsumura08_1 pdf 177 KB 477  

Details

Record ID
Peer-Reviewed
Related URI
Subject Terms
ISBN
DOI
Notes
Type
Created Date 2009.04.22
Modified Date 2022.10.25

People who viewed this item also viewed