A Run-Time Power Analysis Method using OS-Observable Parameters for Mobile Terminals

Views: 970
Downloads: 461
このエントリーをはてなブックマークに追加

A Run-Time Power Analysis Method using OS-Observable Parameters for Mobile Terminals

Format:
Article
Kyushu Univ. Production Kyushu Univ. Production
Responsibility:
Kaneda, Yusuke(Department of Electrical Engineering and Computer Science, School of Engineering, Kyushu University)
Okuhira, Takumi(Department of Electrical Engineering and Computer Science, School of Engineering, Kyushu University)
Ishihara, Tohru(System LSI Research Center, Kyushu University)

Hisazumi, Kenji(System LSI Research Center, Kyushu University)
Kamiyama, Takeshi(Research Laboratories, NTT DOCOMO)
Katagiri, Masaji(Research Laboratories, NTT DOCOMO)
金田, 裕介(九州大学大学院工学研究院)
奥平, 拓見(九州大学大学院工学研究院)
石原, 亨(九州大学システムLSI研究センター)
久住, 憲嗣(九州大学システムLSI研究センター)
神山, 剛(NTTドコモ先進技術研究所)
片桐, 雅二(NTTドコモ先進技術研究所)

Show more
Language:
English
Publication info:
International Conference on Embedded Systems and Intelligent TechnologySLRC Papers Database. 2010, (1), pp. 39-, 2010-02.
Version:
Author
Abstract:
This paper presents a lightweight power consumption model and its generation method for quickly and accurately analyzing the power consumption of wireless communication devices. Many power analysis methods for VLSI circuits have been proposed before. However, most of them are based on hardware simulation which is very slow and power consuming. Therefore, they cannot be applied for analyzing the run-time power consumption of battery powered devices where the low power consumption is the most important criterion. In our method, the power analysis can be done with a small overhead. Experimental results with an N810 terminal developed by Nokia, and an Android Dev Phone by HTC demonstrate that the error of our power analysis method is on an average 4.33% compared to the measured power results. Once the power consumption model has been developed for a target device, the power consumption of application programs running on the device can be analyzed in real-time with a small power overhead. Read more
View fulltext

Similar Items:

1
Unification of Multiple Gated Flip-Flops for Saving the Power Consumption of Register Circuits by Okuhira, Takumi; Ishihara, Tohru; 奥平, 拓見; 石原, 亨
7
A Multi-Performance Processor for Low Power Embedded Applications by Oyama, Yuichiro; Ishihara, Tohru; Sato, Toshinori; Yasuura, Hiroto; 石原, 亨; 佐藤, 寿倫; 安浦, 寛人
2
ゲーテッドフリップフロップの多ビット統合によるレジスタ回路の低消費電力化 by 奥平, 拓見; 石原, 亨; 井上, 弘士; Okuhira, Takumi; Ishihara, Tohru; Inoue, Koji
8
Cache Power Reduction in Presence of Within-Die Delay Variation using Spare Ways by Goudarzi, Maziar; Matsumura, Tadayuki; Ishihara, Tohru; 松村, 忠幸; 石原, 亨
3
ゲーテッドフリップフロップの多ビット結合によるレジスタの低電力化 by 奥平, 拓見; 石原, 亨; 安浦, 寛人; Okuhira, Takumi; Ishihara, Tohru; Yasuura, Hiroto
9
Taking Advantage of Within-Die Delay-Variation to Reduce Cache Leakage Power Using Additional Cache-Ways by Goudarzi, Maziar; Matsumura, Tadayuki; 松村, 忠幸; Ishihara, Tohru; 石原, 亨
4
負荷変動に瞬時適応可能なマルチパフォーマンスプロセッサの設計と評価 by 山口, 誠一朗; Yamaguchi, Seiichiro; 大山, 裕一郎; Oyama, Yuichiro; 国武, 勇次; Kunitake, Yuji; 松村, …
6
A Non-Uniform Cache Architecture for Low Power System Design by Ishihara, Tohru; 石原, 亨; Fallah, Farzan
12
入力信号パターンを考慮した低電力算術演算回路の設計手法 by 室山, 真徳; Muroyama, Masanori; 石原, 亨; Ishihara, Tohru; 兵頭, 章彦; Hyodo, Akihiko; 安浦, 寛人; Yasuura, Hiroto
1.
Unification of Multiple Gated Flip-Flops for Saving the Power Consumption of Register Circuits by Okuhira, Takumi; Ishihara, Tohru; 奥平, 拓見; 石原, 亨
2.
ゲーテッドフリップフロップの多ビット統合によるレジスタ回路の低消費電力化 by 奥平, 拓見; 石原, 亨; 井上, 弘士; Okuhira, Takumi; Ishihara, Tohru; Inoue, Koji
3.
ゲーテッドフリップフロップの多ビット結合によるレジスタの低電力化 by 奥平, 拓見; 石原, 亨; 安浦, 寛人; Okuhira, Takumi; Ishihara, Tohru; Yasuura, Hiroto
4.
負荷変動に瞬時適応可能なマルチパフォーマンスプロセッサの設計と評価 by 山口, 誠一朗; Yamaguchi, Seiichiro; 大山, 裕一郎; Oyama, Yuichiro; 国武, 勇次; Kunitake, Yuji; 松村, …
6.
A Non-Uniform Cache Architecture for Low Power System Design by Ishihara, Tohru; 石原, 亨; Fallah, Farzan
7.
A Multi-Performance Processor for Low Power Embedded Applications by Oyama, Yuichiro; Ishihara, Tohru; Sato, Toshinori; Yasuura, Hiroto; 石原, 亨; 佐藤, 寿倫; 安浦, 寛人
8.
Cache Power Reduction in Presence of Within-Die Delay Variation using Spare Ways by Goudarzi, Maziar; Matsumura, Tadayuki; Ishihara, Tohru; 松村, 忠幸; 石原, 亨
9.
Taking Advantage of Within-Die Delay-Variation to Reduce Cache Leakage Power Using Additional Cache-Ways by Goudarzi, Maziar; Matsumura, Tadayuki; 松村, 忠幸; Ishihara, Tohru; 石原, 亨
12.
入力信号パターンを考慮した低電力算術演算回路の設計手法 by 室山, 真徳; Muroyama, Masanori; 石原, 亨; Ishihara, Tohru; 兵頭, 章彦; Hyodo, Akihiko; 安浦, 寛人; Yasuura, Hiroto