作成者 |
|
|
|
|
|
本文言語 |
|
出版者 |
|
|
発行日 |
|
収録物名 |
|
巻 |
|
号 |
|
開始ページ |
|
終了ページ |
|
出版タイプ |
|
アクセス権 |
|
JaLC DOI |
|
関連DOI |
|
|
|
|
関連URI |
|
|
|
|
関連情報 |
|
|
|
|
概要 |
We are now developing a reconfigurable parallel-processor; a multi-microprocessor system with a reconfigurable interconnection network. The reconfigurable interconnection network is a 128×128 corssba...r-switch network with a capability to simulate topology of other interconnection networks. The reconfigurable parallel-processor is a kind of virtual-machine system, which can virtualize any networks for processor-processor and/or processor-memory interconnection. Our objects are to provide a general-purpose parallel-processing environment and to research well-developed parallel architectures.続きを見る
|